| 0 | -- | 0 | Marc Boule, Zeljko Zilic. Automata-based assertion-checker synthesis of PSL properties |
| 0 | -- | 0 | Meng-Chiou Wu, Rung-Bin Lin, Shih-Cheng Tsai. Chip placement in a reticle for multiple-project wafer fabrication |
| 0 | -- | 0 | Chao-Wen Tzeng, Jheng-Syun Yang, Shi-Yu Huang. A versatile paradigm for scan chain diagnosis of complex faults using signal processing techniques |
| 0 | -- | 0 | Yu-Shih Su, Po-Hsien Chang, Shih-Chieh Chang, TingTing Hwang. Synthesis of a novel timing-error detection architecture |
| 0 | -- | 0 | Nicholas H. Zamora, Xiaoping Hu, Ümit Y. Ogras, Radu Marculescu. Enabling multimedia using resource-constrained video processing techniques: A node-centric perspective |
| 0 | -- | 0 | Chiu-Wing Sham, Evangeline F. Y. Young, Hai Zhou. Optimizing wirelength and routability by searching alternative packings in floorplanning |
| 0 | -- | 0 | Smita Krishnaswamy, George F. Viamontes, Igor L. Markov, John P. Hayes. Probabilistic transfer matrices in symbolic reliability analysis of logic circuits |
| 0 | -- | 0 | Hai Zhou. A new efficient retiming algorithm derived by formal manipulation |
| 0 | -- | 0 | Ümit Y. Ogras, Radu Marculescu. Analysis and optimization of prediction-based flow control in networks-on-chip |
| 0 | -- | 0 | Gianpiero Cabodi, Marco Murciano, Sergio Nocco, Stefano Quer. Boosting interpolation with dynamic localized abstraction and redundancy removal |
| 0 | -- | 0 | Xiangrong Zhou, Chenjie Yu, Alokika Dash, Peter Petrov. Application-aware snoop filtering for low-power cache coherence in embedded multiprocessors |
| 0 | -- | 0 | Sami Taktak, Jean Lou Desbarbieux, Emmanuelle Encrenaz. A tool for automatic detection of deadlock in wormhole networks on chip |
| 0 | -- | 0 | Ali Abbasian, Safar Hatami, Ali Afzali-Kusha, Massoud Pedram. Wavelet-based dynamic power management for nonstationary service requests |
| 0 | -- | 0 | Kyungsoo Lee, Naehyuck Chang, Jianli Zhuo, Chaitali Chakrabarti, Sudheendra Kadri, Sarma B. K. Vrudhula. A fuel-cell-battery hybrid for portable embedded systems |
| 0 | -- | 0 | Nikil Dutt. Editorial |
| 0 | -- | 0 | Kuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen. Tailoring circuit-switched network-on-chip to application-specific system-on-chip by two optimization schemes |
| 0 | -- | 0 | Wei Chung Chao, Wai-Kei Mak. Low-power gated and buffered clock network construction |
| 0 | -- | 0 | Hafizur Rahaman, Jimson Mathew, Dhiraj K. Pradhan, Abusaleh M. Jabir. C-testable bit parallel multipliers over ::::GF::::(2:::::::m:::::::) |
| 0 | -- | 0 | F. Ryan Johnson, JoAnn M. Paul. Interrupt modeling for efficient high-level scheduler design space exploration |
| 0 | -- | 0 | Michael S. Hsiao, Robert B. Jones. Introduction to special section on high-level design, validation, and test |
| 0 | -- | 0 | Andreas Raabe, Philipp A. Hartmann, Joachim K. Anlauf. ReChannel: Describing and simulating reconfigurable hardware in systemC |
| 0 | -- | 0 | Yongjin Ahn, Keesung Han, Ganghee Lee, Hyunjik Song, Jun-hee Yoo, Kiyoung Choi, Xingguang Feng. SoCDAL: System-on-chip design AcceLerator |