| 0 | -- | 0 | Shih-Hsu Huang, Chia-Ming Chang, Yow-Tyng Nieh. Opposite-phase register switching for peak current minimization |
| 0 | -- | 0 | Zijiang Yang, Chao Wang, Aarti Gupta, Franjo Ivancic. Model checking sequential software programs via mixed symbolic analysis |
| 0 | -- | 0 | Andreas Hansson, Kees Goossens, Marco Bekooij, Jos Huisken. CoMPSoC: A template for composable and predictable multi-processor system on chips |
| 0 | -- | 0 | Yen-Chun Lin, Li-Ling Hung. Straightforward construction of depth-size optimal, parallel prefix circuits with fan-out 2 |
| 0 | -- | 0 | Pedro Reviriego, Juan Antonio Maestro. Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS |
| 0 | -- | 0 | Andrew B. Kahng, Chul-Hong Park, Puneet Sharma, Qinke Wang. Lens aberration aware placement for timing yield |
| 0 | -- | 0 | Chiu-Wing Sham, Evangeline F. Y. Young, Jingwei Lu. Congestion prediction in early stages of physical design |
| 0 | -- | 0 | Chih-Da Chien, Cheng-An Chien, Jui-Chin Chu, Jiun-In Guo, Ching-Hwa Cheng. A 252Kgates/4.9Kbytes SRAM/71mW multistandard video decoder for high definition video applications |
| 0 | -- | 0 | Stefan Valentin Gheorghita, Martin Palkovic, Juan Hamers, Arnout Vandecappelle, Stelios Mamagkakis, Twan Basten, Lieven Eeckhout, Henk Corporaal, Francky Catthoor, Frederik Vandeputte, Koen De Bosschere. System-scenario-based design of dynamic embedded systems |
| 0 | -- | 0 | Arnab Sinha, Pallab Dasgupta, Bhaskar Pal, Sayantan Das, Prasenjit Basu, P. P. Chakrabarti. Design intent coverage revisited |
| 0 | -- | 0 | Gayatri Mehta, Justin Stander, Mustafa Baz, Brady Hunsaker, Alex K. Jones. Interconnect customization for a hardware fabric |
| 0 | -- | 0 | Ali Dasdan. Provably efficient algorithms for resolving temporal and spatial difference constraint violations |
| 0 | -- | 0 | Qiang Xu, Yubin Zhang, Krishnendu Chakrabarty. SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects |
| 0 | -- | 0 | Chin-Hsien Wu. An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems |
| 0 | -- | 0 | Joachim Keinert, Martin Streubühr, Thomas Schlichter, Joachim Falk, Jens Gladigau, Christian Haubelt, Jürgen Teich, Michael Meredith. SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications |
| 0 | -- | 0 | Zhong-Yi Jin, Curt Schurgers, Rajesh K. Gupta. A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks |
| 0 | -- | 0 | Yi Zhu, Yuanfang Hu, Michael Bedford Taylor, Chung-Kuan Cheng. Energy and switch area optimizations for FPGA global routing architectures |
| 0 | -- | 0 | Swapna R. Dontharaju, Shen Chih Tung, James T. Cain, Leonid Mats, Marlin H. Mickle, Alex K. Jones. A design automation and power estimation flow for RFID systems |