Takao Toi - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 11 from 11

2024

20.3 A 23.9TOPS/W @ 0.8V, 130TOPS AI Accelerator with 16× Performance-Accelerable Pruning in 14nm Heterogeneous Embedded MPU for Real-Time Robot ApplicationsKoichi Nose, Taro Fujii, Katsumi Togawa, Shunsuke Okumura, Kentaro Mikami, Daichi Hayashi, Teruhito Tanaka, Takao Toi. isscc 2024: 364-366 [doi]

2021

A CMOS Image Sensor and an AI Accelerator for Realizing Edge-Computing-Based Surveillance Camera SystemsFukashi Morishita, Norihito Kato, Satoshi Okubo, Takao Toi, Mitsuru Hiraki, Sugako Otani, Hideaki Abe, Yuji Shinohara, Hiroyuki Kondo. vlsic 2021: 1-2 [doi]

2018

New Generation Dynamically Reconfigurable Processor Technology for Accelerating Embedded AI ApplicationsTaro Fujii, Takao Toi, Teruhito Tanaka, Katsumi Togawa, Toshiro Kitaoka, Kengo Nishino, Noritsugu Nakamura, Hiroki Nakahara, Masato Motomura. vlsic 2018: 41-42 [doi]

2013

Optimizing time and space multiplexed computation in a dynamically reconfigurable processorTakao Toi, Noritsugu Nakamura, Taro Fujii, Toshiro Kitaoka, Katsumi Togawa, Koichiro Furuta, Toru Awashima. fpt 2013: 106-111 [doi]

2011

Iterative Synthesis Methods Estimating Programmable-Wire Congestion in a Dynamically Reconfigurable ProcessorTakao Toi, Takumi Okamoto, Toru Awashima, Kazutoshi Wakabayashi, Hideharu Amano. ieicet, 94-A(12):2619-2627, 2011. [doi]

2010

Wire congestion aware synthesis for a dynamically reconfigurable processorTakao Toi, Takumi Okamoto, Toru Awashima, Kazutoshi Wakabayashi, Hideharu Amano. fpt 2010: 300-303 [doi]

High-level Synthesis Challenges for Mapping a Complete Program on a Dynamically Reconfigurable ProcessorTakao Toi, Noritsugu Nakamura, Yoshinosuke Kato, Toru Awashima, Kazutoshi Wakabayashi. ipsj, 3:91-104, 2010. [doi]

2006

An adaptive Viterbi decoder on the dynamically reconfigurable processorShohei Abe, Yohei Hasegawa, Takao Toi, Takeshi Inuo, Hideharu Amano. fpt 2006: 285-288 [doi]

High-level synthesis challenges and solutions for a dynamically reconfigurable processorTakao Toi, Noritsugu Nakamura, Yoshinosuke Kato, Toru Awashima, Kazutoshi Wakabayashi, Li Jing. iccad 2006: 702-708 [doi]

2004

Stream applications on the dynamically reconfigurable processorMasayasu Suzuki, Yohei Hasegawa, Yutaka Yamada, Naoto Kaneko, Katsuaki Deguchi, Hideharu Amano, Kenichiro Anjo, Masato Motomura, Kazutoshi Wakabayashi, Takao Toi, Toru Awashima. fpt 2004: 137-144 [doi]

1999

A subband coding technique for image compression in single CCD cameras with Bayer color filter arraysTakao Toi, M. Ohita. tce, 45(1):176-180, 1999. [doi]

Sign in or sign up to see more results.

runs on WebDSL