Thucydides Xanthopoulos - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 18 from 18

2012

2009

Dual-DLL-based CMOS all-digital temperature sensor for microprocessor thermal monitoringKyoungho Woo, Scott Meninger, Thucydides Xanthopoulos, Ethan Crain, Dongwan Ha, Donhee Ham. isscc 2009: 68-69 [doi]

2008

Can Multicore Integration Justify the Increased Cost of Process Scalling?Thucydides Xanthopoulos, Don Draper. isscc 2008: 396-397 [doi]

2007

ClockingThucydides Xanthopoulos, Atila Alvandpour. isscc 2007: 170-171 [doi]

2006

A 16-Core RISC Microprocessor with Network ExtensionsVishnu Yalala, Derek Brasili, David Carlson, Adam Hughes, Anil Jain, Tim Kiszely, K. Kodandapani, Anand Varadharajan, Thucydides Xanthopoulos. isscc 2006: 305-314 [doi]

2005

Introduction to the Special Issue on the ISSCC2004Georgios K. Konstadinidis, Anantha P. Chandrakasan, Sreedhar Natarajan, Thucydides Xanthopoulos. jssc, 40(1):3-6, 2005. [doi]

2000

A low-power DCT core using adaptive bitwidth and arithmetic activity exploiting signal correlations and quantizationThucydides Xanthopoulos, Anantha P. Chandrakasan. jssc, 35(5):740-750, 2000. [doi]

1999

Power scalable processing using distributed arithmeticRajeevan Amirtharajah, Thucydides Xanthopoulos, Anantha Chandrakasan. islped 1999: 170-175 [doi]

A low power variable length decoder for MPEG-2 based on nonuniform fine-grain table partitioningSeong-Hwan Cho, Thucydides Xanthopoulos, Anantha P. Chandrakasan. tvlsi, 7(2):249-257, 1999. [doi]

Low power data-dependent transform video and still image codingThucydides Xanthopoulos. PhD thesis, Massachusetts Institute of Technology, Cambridge, MA, USA, 1999. [doi]

A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activityThucydides Xanthopoulos, Anantha P. Chandrakasan. jssc, 34(5):693-703, 1999. [doi]

1998

An ultra low power variable length decoder for MPEG-2 exploiting codeword distributionSeong-Hwan Cho, Thucydides Xanthopoulos, Anantha P. Chandrakasan. cicc 1998: 177-180 [doi]

1997

Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCTThucydides Xanthopoulos, Yoshifumi Yaoi, Anantha Chandrakasan. dac 1997: 415-420 [doi]

1996

Data driven signal processing: an approach for energy efficient computingAnantha Chandrakasan, Vadim Gutnik, Thucydides Xanthopoulos. islped 1996: 347-352 [doi]

1995

Low-latency plesiochronous data retimingLarry R. Dennison, William J. Dally, Thucydides Xanthopoulos. arvlsi 1995: 304-315 [doi]

1994

Architecture and implementation of the reliable routerWilliam J. Dally, Larry R. Dennison, David Harris, Kinhong Kan, Thucydides Xanthopoulos. hoti 1994: 197-208 [doi]

The Reliable Router: A Reliable and High-Performance Communication Substrate for Parallel ComputersWilliam J. Dally, Larry R. Dennison, David Harris, Kinhong Kan, Thucydides Xanthopoulos. pcrcw 1994: 241-255

Sign in or sign up to see more results.

runs on WebDSL