Guojie Luo - researchr profile publications

researchr

You are not signed in
Sign in
Sign up

Publications with a 'Guojie Luo' as author, editor, or advisor:

Rethinking NPN Classification from Face and Point Characteristics of Boolean FunctionsJiaxi Zhang 0001, Shenggen Zheng, Liwei Ni, Huawei Li, Guojie Luo. date 2023: 1-6 [doi]
Purlin: A Versatile Toolkit for the Generation and Simulation of On-Chip NetworksYijiang Guo, Xinming Wei, Jiaxi Zhang 0001, Guojie Luo. iccd 2022: 385-393 [doi]
Fast Exact NPN Classification with Influence-Aided Canonical FormYonghe Zhang, Liwei Ni, Jiaxi Zhang 0001, Guojie Luo, Huawei Li 0001, Shenggen Zheng. iccad 2023: 1-9 [doi]
SSR: A Skeleton-based Synthesis Flow for Hybrid Processing-in-RRAM ModesFeng Wang, Guangyu Sun 0003, Guojie Luo. iccad 2021: 1-9 [doi]
The Case for FPGA-Based Edge ComputingChenren Xu, Shuang Jiang, Guojie Luo, Guangyu Sun 0003, Ning An, Gang Huang 0001, Xuanzhe Liu. tmc, 21(7):2610-2619, 2022. [doi]
Mapping Large-Scale DNNs on Asymmetric FPGAs: (Abstract Only)Wentai Zhang, Jiaxi Zhang, Minghua Shen, Nong Xiao, Guojie Luo. fpga 2018: 291 [doi]
Enhanced Fast Boolean Matching based on Sensitivity Signatures PruningJiaxi Zhang 0001, Liwei Ni, Shenggen Zheng, Hao Liu, Xiangfu Zou, Feng Wang, Guojie Luo. iccad 2021: 1-9 [doi]
Weave: Abstraction for Accelerator Integration of Generated ModulesTuo Dai, Bizhao Shi, Guojie Luo. fpga 2023: 51 [doi]
GDSII-Guard: ECO Anti-Trojan Optimization with Exploratory Timing-Security Trade-OffsXinming Wei, Jiaxi Zhang 0001, Guojie Luo. dac 2023: 1-6 [doi]
Towards Serial-Equivalent Parallel Routing for FPGAs: (Abstract Only)Minghua Shen, Wentai Zhang, Nong Xiao, Guojie Luo. fpga 2018: 289 [doi]
FPGA Acceleration for Simultaneous Image Reconstruction and Segmentation based on the Mumford-Shah Regularization (Abstract Only)Wentai Zhang, Li Shen, Thomas Page, Guojie Luo, Peng Li, Peter Maaß, Ming Jiang, Jason Cong. fpga 2015: 261 [doi]
RF-SIFTER: Sifting Signals at Layer-0.5 to Mitigate Wideband Cross-Technology Interference for IoTXiong Wang, Jun Huang, Bizhao Shi, Zhe Ou, Guojie Luo, Linghe Kong, Daqing Zhang 0001, Chenren Xu. mobicom 2023: [doi]
Efficient Super-Resolution System With Block-Wise Hybridization and Quantized Winograd on FPGABizhao Shi, Jiaxi Zhang 0001, Zhuolun He, Xuechao Wei, Sicheng Li, Guojie Luo, Hongzhong Zheng, Yuan Xie 0001. tcad, 42(11):3910-3924, November 2023. [doi]
ART-3D: Analytical 3D Placement with Reinforced Parameter Tuning for Monolithic 3D ICsGauthaman Murali, Sandra Maria Shaji, Anthony Agnesina, Guojie Luo, Sung Kyu Lim. ispd 2022: 97-104 [doi]
An Efficient Dataflow for Convolutional Generative ModelsZhengzheng Ma, Guojie Luo. fpt 2023: 53-59 [doi]
DATuner: An Extensible Distributed Autotuning Framework for FPGA Design and Design Automation: (Abstract Only)Gai Liu, Ecenur Ustun, Shaojie Xiang, Chang Xu, Guojie Luo, Zhiru Zhang. fpga 2018: 290 [doi]
Intermediate-Centric Dataflow for Transposed Convolution Acceleration on FPGAZhengzheng Ma, Tuo Dai, Xuechao Wei, Guojie Luo. tecs, 22(6), November 2023. [doi]
Feasibility study of practical vital sign detection using millimeter-wave radiosWeicheng Wang, Zhenhua Jia, Chenren Xu, Guojie Luo, Daqing Zhang 0001, Ning An, Yanyong Zhang. ccftpci, 3(4):436-452, 2021. [doi]
EasyMAC: Design Exploration-Enabled Multiplier-Accumulator Generator Using a Canonical Architectural Representation: (Invited Paper)Jiaxi Zhang 0001, Qiuyang Gao, Yijiang Guo, Bizhao Shi, Guojie Luo. aspdac 2022: 647-653 [doi]
OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning ToolkitJing Mai, Jiarui Wang, Zhixiong Di, Guojie Luo, Yun Liang 0001, Yibo Lin. asicon 2023: 1-4 [doi]
PowerSyn: A Logic Synthesis Framework With Early Power OptimizationSunan Zou, Jiaxi Zhang 0001, Bizhao Shi, Guojie Luo. tcad, 43(1):203-216, January 2024. [doi]
F-TFM: Accelerating Total Focusing Method for Ultrasonic Array Imaging on FPGABizhao Shi, Jieran Zhang, Guojie Luo. fpt 2023: 280-281 [doi]
BoxPlacer: Force Directed-Based Timing-Driven Placement for Large-Scale FPGAs: (Abstract Only)Minghua Shen, Jiaxi Zhang, Nong Xiao, Guojie Luo. fpga 2018: 290 [doi]
Weave: Abstraction and Integration Flow for Accelerators of Generated ModulesTuo Dai, Bizhao Shi, Guojie Luo. tcad, 43(3):854-867, March 2024. [doi]

runs on WebDSL