Abstract is missing.
- New Wireless Sensors Networks: The Art of IntegrationMagdy Bayoumi. 1 [doi]
- Low-Voltage Limitations and Challenges of Memory-Rich Nano-Scale CMOS LSIsKiyoo Itoh. 1 [doi]
- New Design Paradigms: New Architectures for New technologiesGiovanni De Micheli. 1 [doi]
- Dependability issues in SRAM-based FPGA designRégis Leveugle. 1 [doi]
- Trends in complex SoC Design: From technology variability to multiprocessor architecturesDidier Lattard. 1 [doi]
- Design of a millimetre Synthetic Aperture Radar (SAR) onboard UAV'sRaquel Ruiz Saldaña, Félix Pérez-Martínez. 1-5 [doi]
- Analog and asynchronous variation-aware circuitsAlyssa B. Apsel, Rajit Manohar, Alain J. Martin. 1 [doi]
- Managing Power Consumption and Variability in Nanometer CircuitsMohab H. Anis. 1 [doi]
- General and Technical Program Chairs' MessageDriss Bouami, El Mostapha Aboulhamid, Mohsine Eleuldj, Mark Zwolinski. 1 [doi]
- Circuit Techniques for Operational Amplifier Speed and Accuracy ImprovementVadim Ivanov, Igor M. Filanovsky. 1 [doi]
- State-of-the-art continuous-time filters from scratchUn-Ku Moon. 1 [doi]
- Trends and Challenges in Wireless SystemsMohammad S. Obaidat. 1 [doi]
- Magnetotactic bacteria as controlled components in microelectronic circuitsSylvain Martel. 1 [doi]
- Simulation of electromagnetic radiation produced by integrated circuitsJean-Yves Oberle. 1 [doi]
- Microsystems engineering from nano to micro and macroAndreas G. Andreou. 1 [doi]
- Microelectronic Magnetic Flux Sensor for Hearing Aid ApplicationCrystal R. Kenney, David E. Kotecki. 6-9 [doi]
- An Integrated Laser Radar Receiver Channel with Wide Dynamic RangeJan Nissinen, Juha Kostamovaara. 10-13 [doi]
- VCSEL device modeling and parameter extraction techniqueKyriaki Minoglou, Georgios Halkias, Efstathios D. Kyriakis-Bitzaros. 14-17 [doi]
- On-Chip High Voltage Generation With standard process for MEMSMing Zhang, Nicolas Llaser. 18-21 [doi]
- A 12-Channel 60-Gb/s Transimpedance Amplifier and Limiting Amplifier Array for OPCB ApplicationsWon-Seok Oh, Kang Yeob Park. 22-25 [doi]
- Low-Gain-Wide-Range 2.4-GHz Phase Locked LoopWenceslas Rahajandraibe, Lakhdar Zaïd, Vincent Cheynet de Beaupré, Julien Roche. 26-29 [doi]
- HW/SW FPGA Architecture for a Flexible Motion EstimationAhmed Ben Atitallah, Patrice Kadionik, Nouri Masmoudi, Hervé Levi. 30-33 [doi]
- Importance Sampling Applied to An Optical DS-CDMA SystemAmel Farha, Mourad Menif, Catherine Lepers, Houria Rezig, Philippe Gallion. 34-37 [doi]
- Low Cost Library for Preprocessing of Digital Speech SignalsDaniella D. C. da Silva, Elmar U. K. Melcher, Joseana M. Fechine, Benedito G. Aguiar Neto. 38-41 [doi]
- Digital Measurement Technique for Capacitance Variation Detection on Integrated Circuit I/OsYves Blaquière, Yvon Savaria, Jaouad El Fouladi. 42-45 [doi]
- A low drift, low noise detection IC applied to MEMS gyrosRaphael Levy, Antoine Dupret, Hervé Mathias, Jean Guerard. 46-49 [doi]
- A new Gas Recognition Technique using On Chip Sensor Array MeasurementsFarid Flitti, Bin Guo, Aïcha Beya Far, Amine Bermak. 50-53 [doi]
- PSpice Modelling Diffraction Effects in Pulse Echo Ultrasonic SystemNoureddine Aouzale, Ahmed Chitnalah, Hicham Jakjoud, Djilali Kourtiche. 54-57 [doi]
- Modeling and simulation of photovoltaic panel based on artificial neural networks and VHDL-languageH. Mekki, Adel Mellit, H. Salhi, Belhout Khaled. 58-61 [doi]
- Towards a Brain-Machine-Brain Interface (BMBI) for Anatomical Rewiring of Cortical CircuitryMeysam Azin, Pedram Mohseni. 62-65 [doi]
- An ENG Amplifier with Passive EMG NeutralizationAndreas Demosthenous, Ioannis Pachnis, Mohamad Rahal, Dai Jiang, Nick Donaldson. 66-69 [doi]
- Design and Optimization of Printed Spiral Coils for Efficient Inductive Power TransmissionUei-Ming Jow, Maysam Ghovanloo. 70-73 [doi]
- Low-noise ASIC and New Layout of Multipolar Electrode for both High ENG Selectivity and Parasitic Signal RejectionSerge Bernard, Lionel Gouyet, Guy Cathébras, Fabien Soulier, David Guiraud, Yves Bertrand. 74-77 [doi]
- Design Practice of Power-oriented Integrated Circuits for Biomedical Implant SystemsZhihua Wang, Songping Mai, Chun Zhang, Hong Chen. 78-81 [doi]
- New Analog Test Metrics Based on Probabilistic and Deterministic Combination ApproachesAbdessatar Abderrahman, Mohamad Sawan, Yvon Savaria, Abdelhakim Khouas. 82-85 [doi]
- Effective Spice Analysis of Switched Capacitor DC-DC ConvertersDalibor Biolek, Viera Biolkova, Zdenek Kolka. 86-89 [doi]
- Behavioural and Electrothermal Modelling of the IGBT for Circuits SimulationElmostafa Elwarraki, Abderrafia Sabir. 90-93 [doi]
- Stochastic Behavior of a CMOS InverterPeng Xu, Pamela Abshire. 94-97 [doi]
- Synchronization Analysis of a Switched OscillatorPere Palà-Schönwälder, Francisco del Águìla López, F. Xavier Moncunill-Geniz, M. Rosa Giralt-Mas. 98-101 [doi]
- Study of MAC Effect on Load-Balanced Short-Path Routing Algorithm in Wireless NetworksHossam Mahmoud Ahmad Fahmy, Salma A. Ghoneim. 102-106 [doi]
- A Bandwidth Allocation Algorithm for Multiuser OFDM Systems and its Efficient ImplementationNikolaos Papandreou, Theodore Antonakopoulos. 107-110 [doi]
- Comparison of Propagation Models Accuracy for WiMAX on 3.5 GHzJosip Milanovic, Snjezana Rimac-Drlje, Krunoslav Bejuk. 111-114 [doi]
- Throughput Enhancement in Wireless Slotted ALOHA via Collision ProcessingNejah Missaoui, Inès Kammoun, Mohamed Siala. 115-118 [doi]
- Optimal Frequency SSD Matching Using Cosine KernelFedwa Essannouni, Rachid Oulad Haj Thami, Driss Aboutajdine, Ahmed Salam. 119-122 [doi]
- A New Method for the Design of k-Class Bayes ClassifiersRoghayeh Doost, Mohammad Rahmati, Abolghasem Sayyadian, Hossein Shamsi. 123-126 [doi]
- Synthesis of classification supervised algorithms for players identification during a sports meetingMourad Moussa Jlassi, Ali Douik, Tahar Battikh, Mohamed Annabi. 127-133 [doi]
- Analysis of EEG Using Principal Component ApproachYarlagadda Padmasai, Kakarla Subba Rao, C. Raghavendra Rao, S. Sita Jayalakshmi. 134-137 [doi]
- On the Design of Scalable Massively Parallel CRC CircuitsKonstantin Septinus, Thuyen Le, Ulrich Mayer, Peter Pirsch. 142-145 [doi]
- High Performance 16K, 64K, 256K complex points VLSI Systolic FFT ArchitecturesKonstantinos Manolopoulos, Kostantinos Nakos, Dionysios I. Reisis, Nikolaos Vlassopoulos, Vassilios A. Chouliaras. 146-149 [doi]
- High Throughput Architecture for Forward Transforms Module of H.264/AVC Video Coding StandardRoger Endrigo Carvalho Porto, Marcelo Schiavon Porto, Sergio Bampi, Luciano Volcan Agostini. 150-153 [doi]
- Datapath Delay Distributions for Data/Instruction against PVT Variations in 90nm CMOSMakoto Ikeda, Ken Ishii, Taku Sogabe, Kunihiro Asada. 154-157 [doi]
- Nonoverlapping Cuspid-Pulsed Flip-FlopMin-Su Kim, Bai-Sun Kong, Chil-Gee Lee, Tae Hyung Kim, Sung-Bae Park, Young-Hyun Jim. 158-161 [doi]
- Design and Optimization of IIR Digital Filters with Non-Standard Characteristics Using Particle Swarm Optimization AlgorithmAdam Slowik, Michal Bialko. 162-165 [doi]
- Accurate Delay Estimation in the Presence of Coupling Noise using Complete Waveform AccuracyJingye Xu, Masud H. Chowdhury. 166-169 [doi]
- Systematic Offset Detection and Evaluation Using Hierarchical Graph-Based Sizing and BiasingRamy Iskander, Marie-Minerve Louërat, Andreas Kaiser. 170-173 [doi]
- Cooling management of a protruding electronic components by using a phase change material heat sinkMustapha Faraji, Hamid El Qarnia. 174-177 [doi]
- FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time ReconfigurationRaouf Senhadji Navarro, Ignacio Garcia-Vargas, Gabriel Jiménez-Moreno, Antón Civit Balcells. 178-181 [doi]
- FinFET technology for analog and RF circuitsBertrand Parvais, Vaidyanathan Subramanian, Abdelkarim Mercha, Morin Dehan, Piet Wambacq, Willy Sanssen, Guido Groeseneken, Stefaan Decoutere. 182-185 [doi]
- Advances in Multi-Gate MOSFET Circuit DesignMichael Fulde, Klaus von Arnim, Christian Pacha, Florian Bauer, Christian Russ, Domagoj Siprak, Wade Xiong, Andrew Marshall, C. Rinn Cleavelin, Klaus Schruefer, Doris Schmitt-Landsiedel, Gerhard Knoblinger. 186-189 [doi]
- CMOS/Magnetic Hybrid ArchitecturesGuillaume Prenat, Mourad El Baraji, Wei Guo, Ricardo Sousa, Liliana Buda-Prejbeanu, Bernard Dieny, Virgile Javerliac, Jean-Pierre Nozieres, Weisheng Zhao, Eric Belhaire. 190-193 [doi]
- Ultra-fine grain reconfigurability using CNTFETsIan O'Connor, Junchen Liu, David Navarro, Ilham Hassoune, Stéphane Burignat, Frédéric Gaffiot. 194-197 [doi]
- Analog Design Considerations For Independently Driven Double Gate MOSfets And Their Application in a Low-Voltage OTAPhilippe Freitas, Gérard Billiot, Hervé Lapuyade, Jean-Baptiste Begueret. 198-201 [doi]
- A Dual Phase Charge Pump with Compact SizeChun-Yu Hsieh, Po-Chin Fan, Ke-Horng Chen. 202-205 [doi]
- A New Architecture for Charge Pump Circuit Without Suffering Gate-Oxide Reliability in Low-Voltage CMOS ProcessesTzu-Ming Wang, Wan-Yi Shen, Ming-Dou Ker. 206-209 [doi]
- Time-Shifted CDS Enhancement of Comparator-Based MDAC for Pipelined ADC ApplicationsOmid Rajaee, Nima Maghari, Un-Ku Moon. 210-213 [doi]
- An Automated Design Methodology for Charge Pump CircuitsHassen Aziza, Emmanuel Bergeret, Annie Pérez. 214-217 [doi]
- Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS TechnologiesAcacio Galhardo, João Goes, Nuno F. Paulino. 218-221 [doi]
- Analysis and Performance Comparison of a Cascade 3-1 Delta-Sigma TopologyKoen Cornelissens, Michiel Steyaert. 222-225 [doi]
- Structural DfT Approach on Folded ADCsRomán Mozuelos, Yolanda Lechuga, Mar Martínez, Salvador Bracho. 226-229 [doi]
- A Sigma-Delta Converter with Adjustable Tradeoff between Resolution and ConsumptionPhilippe Bénabès, Sylvie Guessab. 230-233 [doi]
- Design Considerations for Stochastic Analog-to-Digital ConversionSkyler Weaver, Daniel Knierim, Roland Wazenried, Un-Ku Moon. 234-237 [doi]
- Design of ANSI S1.11 Filter Bank for Digital Hearing AidsYu-Ting Kuo, Tay-Jyi Lin, Yueh-Tai Li, Wei-Han Chang, Chih-Wei Liu, Shuenn-Tsong Young. 242-245 [doi]
- Common Subexpression Elimination for Digital Filters Using Genetic AlgorithmPayman Samadi, Majid Ahmadi. 246-249 [doi]
- A New Modified Comb-Rotated Sinc (RS) Decimator with Improved Magnitude ResponseGordana Jovanovic-Dolecek. 250-253 [doi]
- Gaussian Shaped Multiband FIR and IIR 2D FiltersRadu Matei. 254-257 [doi]
- Designing FIR Digital Filters with the Specified Maximum Group Delay ErrorsYasunori Sugita, Naoyuki Aikawa, Toshinori Yoshikawa. 258-261 [doi]
- RF Power Amplifier with Cartesian Feedback for TETRA ModulationKumar Narendra, Lokesh Anand, Pragash Sangaran, Subramaniam Anbalagan, Georg Boeck. 262-265 [doi]
- Impedance Adjustment for Constant Efficiency Power Amplifier Applying Stage Bypass MethodKumar Narendra, Lokesh Anand, Pragash Sangaran, Subramaniam Anbalagan, Georg Boeck. 266-269 [doi]
- A FET propagation effectsMoez Balti, Abdelaziz Samet, Daniel Pasquet. 270-273 [doi]
- Investigation of Efficiency vs. Linearity Trade-offs in LINC Amplifiers for Varying Outphasing Combiner ReactancesWalid Hamdane, Mohamad El-Asmar, Ahmed Birafane, Ammar B. Kouki. 274-277 [doi]
- Exact Analytical Expressions of Graëtz Bridge Currents and Voltages Using Lambert W FunctionEl Mahdi Assaid, El Mustapha Feddi, M'Hamed El Aydi. 278-282 [doi]
- Automatic Optimization Techniques for Formal Verification of Asynchronous CircuitsMenouer Boubekeur, Michel P. Schellekens. 283-286 [doi]
- Automatic Generation of VHDL Code for Self-Timed Circuits from Simulink SpecificationsMaurizio Tranchero, Leonardo Maria Reyneri. 287-290 [doi]
- Simulation of Voice Processing Applications through VLIW DSP ArchitecturesNaser Sedaghati-Mokhtari, Mahdi Nazm Bojnordi, Amin Farmahini Farahani, Mahmoud Mousavinezhad, Sied Mehdi Fakhraie. 291-293 [doi]
- Acceleration for Heterogeneous Systems CosimulationMathieu Dubois, El Mostapha Aboulhamid, Frédéric Rousseau. 294-297 [doi]
- Rapid Prototyping IP for Autocorrelation ComputationFatma Sayadi, Mohamed Atri, Rached Tourki. 298-301 [doi]
- A Simplified Method for IIR Filter Design with Quasi-Equiripple Passband and Least-Squares StopbandJacek Konopacki, Katarzyna Moscinska. 302-305 [doi]
- Reducing Leakage Power in Fixed Coefficient ArithmeticPeter Nilsson. 306-309 [doi]
- Mathematical functions based watermarking for IPPBertrand Le Gal, Lilian Bossuet, Dominique Dallet. 310-313 [doi]
- HLS design flow for the synthesis of multimode systems under multiple constraintsBertrand Le Gal, Lilian Bossuet, Shafqat Khan, Emmanuel Casseau. 314-317 [doi]
- Orthogonal Schur-Type Solution of the Nonlinear Echo-Cancelling ProblemPawel Biernacki. 318-321 [doi]
- A Transmission Line Modelling VLSI processor designed with a novel Electronic System Level MethodologyVassilios A. Chouliaras, James A. Flint, Yibin Li. 322-325 [doi]
- On Deratings to Refine System-Level Failure Rate EstimationsChristophe Smekens, Régis Leveugle. 326-329 [doi]
- A Masking Model of HVS for Image Watermaking in the DCT DomainSamia Belkacem, Zohir Dibi, Ahmed Bouridane. 330-334 [doi]
- Automatic face tracking and identity verificationLeila Essannouni, El Hassan Ibn Elhaj, Driss Aboutajdine. 335-338 [doi]
- Evaluation of All-Pass ReverberatorsMarina Dana Topa, Norbert Toma, Victor Popescu, Vasile Topa. 339-342 [doi]
- Color Image Watermarking based on Chaotic MapSamia Belkacem, Zohir Dibi, Ahmed Bouridane. 343-346 [doi]
- Color Images Watermarking by Means of Independent Component AnalysisMoilim Amir, Abdellah Adib, Driss Aboutajdine. 347-350 [doi]
- Support Vector Machine for Internet Traffic IdentificationAmina El Gonnouni, Abdelouahid Lyhyaoui, Jilali Antari, Soufiane El Jelali. 351-354 [doi]
- Linear Feedback Control of Multi DC Bus Link Voltages of Multilevel NPC VSI CascadeAbdelaziz Talha, Dalila Beriber. 355-358 [doi]
- A CMOS High-Q LC Eight-Path Bandpass Filter for Wireless Broadband ApplicationsAhmed El Oualkadi, Jean-Marie Paillot, Said Belkouch, Denis Flandre. 359-362 [doi]
- A Phase Interpolator For Sub-1V And High Frequency For Clock And Data RecoveryKuo-Hsing Cheng, Pei-Kai Tseng, Yu-lung Lo. 363-366 [doi]
- A Wake-Up Circuit With Temperature Compensated Clock In 1.2V-0.13 μm CMOS TechnologyÁngel Diéguez, Anna Arbat, Andreu Sanuy, Raimon Casanova, Marc Rossinyol, Josep Samitier. 367-370 [doi]
- Testing low-resolution DACs using the Generalized Morse Sequence as Stimulus Sequence for Cancelling DC driftJan Schat. 371-374 [doi]
- Design and Use of FR-4 CBCPW Lines In Test Fixtures for SMD ComponentsBranimir Pejcinovic, Vladimir Ceperic, Adrijan Baric. 375-378 [doi]
- Synthesis of CCIIs and Design of Simulated CCII Based Floating InductancesMourad Fakhfakh, Mourad Loulou, Esteban Tlelo-Cuautle. 379-382 [doi]
- Simplified BiCMOS Current Controlled ConveyorMustapha Alami, Alain Fabre, Jaadoud Abdelkader, Abdelkader Touhami. 383-386 [doi]
- A New High Frequency Second Generation Current Conveyor Based Chaos GeneratorAchwek Ben Saied, Samir Ben Salem, Moez Feki, Dorra Sellami Masmoudi. 387-390 [doi]
- Low Voltage Programmable Double-Gate MOSFETs Current Mirror and Its Application As Programmable-Gain Current AmplifierHesham F. A. Hamed, Savas Kaya. 391-394 [doi]
- Smart-Pixel Array for Imaging SensorsAndre Fernandes, José Gerardo V. da Rocha, Graça Minas. 395-398 [doi]
- Wireless Sensor for Intravenous Dripping DetectionPaul Bustamante, Unai Bilbao, Nagore Guarretxena, Gonzalo Solas. 399-402 [doi]
- Electro-Enzymatic Glucose Sensor Using Hybrid Polymer Fabrication ProcessJasbir N. Patel, Bozena Kaminska, Bonnie L. Gray, Byron D. Gates. 403-406 [doi]
- Curve Reconstruction via a Ribbon of SensorsNathalie Sprynski, Dominique David, Bernard Lacolle, Luc Biard. 407-410 [doi]
- Comb Types Channel Estimation in Multiple Access OFDM SystemSamah A. B. Mustafa, Sangar N. Kadr. 411-414 [doi]
- Numerical study of supercontinuum generation in photonic crystal fiberRim Cherif-Fehri, Mourad Zghal. 415-418 [doi]
- Behavioral Modeling of The pH-ISFET Temperature InfluenceBekkay Hajji, Salah Eddine Naimi, Iryna Humenyuk, Jérôme Launay, Pierre Temple-Boyer. 419-422 [doi]
- On-Chip Integrated Optical Sensors for Fluorescence Detection of Cancer Tissue: Application to Capsule EndoscopyRosana A. Dias, José Higino Gomes Correia, Graça Minas. 423-426 [doi]
- Towards the High-Level Design of Optical Networks-on-Chip. Formalization of Opto-Electrical InterfacesMatthieu Briere, Luiza Gheorghe, Gabriela Nicolescu, Ian O'Connor, Gabriel Andrés Wainer. 427-430 [doi]
- A Simple and Accurate Model of Input capacitance for Power Estimation in CMOS logicMassimo Alioto. 431-434 [doi]
- Testing of Level Shifters in Multiple Voltage DesignsNoohul Basheer Zain Ali, Mark Zwolinski, Bashir M. Al-Hashimi. 435-438 [doi]
- A Scan Flip-Flop for Low-Power Scan OperationYiorgos Tsiatouhas, Angela Arapoyanni, Dionisis Skias. 439-442 [doi]
- Low Power and Stable FinFET SRAM with Static Independent Gate Bias for Enhanced Integration DensitySherif A. Tawfik, Volkan Kursun. 443-446 [doi]
- A cost-effective parallel architecture for the CodeRAKE receiverMazen Youssef, Fabrice Monteiro, Abbas Dandache, Camille Diou. 447-450 [doi]
- Comparison of VLSI architectures for a WLAN OFDM transmitter with interpolation filtersPavlos Kolovos, Eleni Fotopoulou, Thanos Stouraitis. 451-454 [doi]
- Design of a Telecommand and Telemetry System for use on Board a NanosatelliteAdnane Addaim, Abdelhak Kherras, El Bachir Zantou. 455-458 [doi]
- Robust Predictive Control using a GOBF Model for MISO SystemsAli Douik, Jalel Ghabi, Hassani Messaoud. 459-462 [doi]
- Solar Grid-Connected Three-Phase System With Active And Reactive Power Control And Input Voltage ClampedMateus Felzke Schonardie, Denizar Cruz Martins. 463-466 [doi]
- Electro-optical synthesis of aWDM PHASAR: Study the Tunability and Determination of the Command VoltageAmal Sabbar, Aboudou Abderraouf, Hamdoun Abdellatif. 467-470 [doi]
- Design and test of a digital system based on a CMOS 0.3 μm logarithmic pixel for pulsed laser optical detectionIvan Bernat Ubiaga, Marta Padilla, Ángel Diéguez, Josep Samitier. 471-474 [doi]
- A Full-Custom Mixed-Signal CMOS Front-End Readout Chip for High Efficiency Small Animal PET ImagingNdeye Awa Mbow, Patrick Bard, David Brasse, Claude Colledani, Christian Fuchs 0001, Jean-Louis Guyonnet, Christine Hu-Guo, Bernard Humbert, Nicolas Ollivier-Henry, Yann Hu. 475-478 [doi]
- A Navigation System for a Wheelchair User Based on a multi-modal DesignMohamed Fezari, Hamza Attoui. 479-482 [doi]
- PI-Fuzzy Controller Conception with Design Pattern Based ApproachYassine Manai, Joseph Haggège, Mohamed Benrejeb. 483-489 [doi]
- CMOS inverters based high frequency voltage controlled sinusoidal oscillatorHervé Barthélemy, Sylvain Bourdel, Jean Gaubert, Marc Battista. 490-493 [doi]
- Design and Analysis of Noise Tolerant Ring Oscillators Using Maneatis Delay CellsJosh Carnes, Igor Vytyaz, Pavan Kumar Hanumolu, Kartikeya Mayaram, Un-Ku Moon. 494-497 [doi]
- A High Swing Low Power CMOS Differential Voltage-Controlled Ring OscillatorLuciano Severino de Paula, Sergio Bampi, Eric E. Fabris, Altamiro Amadeu Susin. 498-501 [doi]
- Capacitor-Multiplier Frequency Compensation for Low-Power Multistage AmplifiersZushu Yan, Liangguo Shen, Yuanfu Zhao, Suge Yue. 502-505 [doi]
- Band Pass Pseudo Floating-Gate AmplifierYngvar Berg, Mehdi Azadmehr, Omid Mirmotahari, Snorre Aunet. 506-509 [doi]
- On the use of artificial intelligence for MAI cancellation in DS/CDMA over Rayleigh fading channel with power control errorYounes Jabrane, Radouane Iqdour, Brahim Ait Es Said, Najib Naja. 510-513 [doi]
- Hierarchical Sequential Detection In The Context Of Dynamic Spectrum Access For Cognitive RadiosNikhil Kundargi, Ahmed H. Tewfik. 514-517 [doi]
- DACA: Dynamic Advanced Clustering Algorithm for Sensor NetworksHamidreza Alipour, Maghsoud Abbaspour, Mostafa Esmaeili, Hamed Mousavi, Hamed Shahhoseini. 518-525 [doi]
- 3.5-Gb/s extended frequency range wave-pipeline PRBS Generator in 0.18-μm CMOSMasahiro Sasaki, Makoto Ikeda, Kunihiro Asada. 526-529 [doi]
- A comparative study for real time schedulingSahla Masmoudi, Leila Azouz Saidane. 530-533 [doi]
- Robust color image watermarking based on singular value decomposition and Dual tree complex wavelet transformSamira Mabtoul, El Hassan Ibn Elhaj, Driss Aboutajdine. 534-537 [doi]
- A New Blind Image Watermarking Technique for Dual Watermarks Using Low-Frequency Band DCT CoefficientsAhmed Al-Gindy, Ayman Tawfik, Hussain Al-Ahmad, Rami Qahwaji. 538-541 [doi]
- An Improved SDA Approach with DFB Preprocesing for Face RecognitionWalid Riad Boukabou, Ahmed Bouridane, Camel Tanougast. 542-545 [doi]
- Tracking objects in videos with texture featuresJohn Klein, Christèle Lecomte, Pierre Miché. 546-549 [doi]
- A Novel Burst Correction Coding for the ImagesAbolfazl Lakdashti, Hedayat Kialashaki, Mohammad T. Manzuri Shalmani, Hossein Ajorloo. 550-553 [doi]
- A Mixed Ladder-Lattice Bulk Acoustic Wave Duplexer for W-CDMA HandsetsAlexandre A. Shirakawa, Moustapha El Hassan, Andreia Cathelin. 554-557 [doi]
- Theoretical and Experimental Investigations of Multiple Resonant Frequencies in Single Negative MetamaterialsSoumia Massaoudi, Isabelle Huynen. 558-561 [doi]
- Antenna Design Method for RFID UHF tagsPlamen Iliev, Philippe Le Thuc, Cyril Luxey, Robert Staraj. 562-565 [doi]
- A 2 pole micromachined bandpass filter at 150 GHzRaghida Hajj, Matthieu Chatras, Pierre Blondy, Jean-Claude Orlhac. 566-569 [doi]
- VHDL-AMS Modeling of an UWB Radio Link Including AntennasRami Khouri, Yvan Duroc, Vincent Beroulle, Smail Tedjini, Osman Franscico Oliveira Gomes. 570-573 [doi]
- Efficient reference signal cancellation in a passive radarPawel Biernacki. 574-577 [doi]
- 30GHz Amplifiers with 0.25μm SiGe BiCMOSJorge A. Torres, João Caldinhas Vaz, João Costa Freire. 578-581 [doi]
- Theoretical and Simulation of Crosstalk Between Two Strip Lines Using Multiconductor Transmission LineSaid Ghnimi, Adnen Rajhi, Ali Gharsallah. 582-585 [doi]
- Reduction of power consumption in a Viterbi Decoder for OFDM-WLANFabian Angarita Preciado, María José Canet, Trinidad Sansaloni Balaguer, Vicenc Almenar-Terre, Javier Vails Coquillat. 586-588 [doi]
- SecurID Authenticator: On the Hardware Implementation EfficiencyNicolas Sklavos, Costas Efstathiou. 589-592 [doi]
- Efficient and Effective VLSI Architecture for a Wavelet-based Broadband Sonar Signal Detection SystemSheng Cheng, Chien-Hsun Tseng, Marina Cole. 593-596 [doi]
- A Wideband CMOS LNA Integrated with Balun and Linear Digital Gain ControlFernando Azevedo, Fernando Fortes, João Caldinhas Vaz, Maria João Rosário. 597-600 [doi]
- A Real-Time Admission Control and Planning of OLS NetworksYassine Khlifi, Noureddine Boudriga, Mohammad S. Obaidat. 601-604 [doi]
- Design and Implementation of a 1-V Low Flicker Noise Direct Conversion Mixer at 5.5 GHz using a 90nm CMOS RF TechnologyPaschalis Simitsakis, Eleni-Sotiria Kytonaki, Antonios Bazigos, Yannis Papananos. 605-608 [doi]
- Characterization test plan for a PCB to DIE transition in a fcCBGA applicationJoseph Romen Cubillo, Jean Gaubert, Sylvain Bourdel, Hervé Barthélemy. 609-612 [doi]
- Advanced Model and RF-CMOS Design of the Boot-Strapped InductorDomenico Zito, Alessandro Fonte, Bruno Neri. 613-616 [doi]
- Performance Analysis of Single Code Spread ALOHA SystemsAli Hellany, Hassan Achi. 617-620 [doi]
- Design of the Microstrip Antennas λ/8 for Wireless Communications "by TLM Model"Adnane Latif, Abdellah Ait Ouahman, Rachid Hilal. 621-624 [doi]
- Angel System & Platform ArchitectureJacques Bruynen, Pierangelo Garino, Marco Nalin, Marco Decandia. 625-628 [doi]
- Co-simulation framework for the Angel platformAndrea Bragagnini, Franco Fummi, Axel Huebner, Giovanni Perbellini, Davide Quaglia. 629-632 [doi]
- The ANGEL WSN ArchitectureAndreas Willig, Jan-Hinrich Hauer, Niels Karowski, Heribert Baldus, Axel Huebner. 633-636 [doi]
- Gateway and Middleware Design: trusted WSN-TLC network communication and enhanced WSN managementElisa Alessio, Andrea Bragagnini, Giovanni Perbellini, Davide Quaglia. 637-640 [doi]
- Trustworthiness: safety, security and privacy issuesJanusz Górski, Grzegorz Golaszewski, Jakub Miler, Maciej Piechowka, Heribert Baldus. 641-644 [doi]
- An Efficient Design Procedure for High-Speed Low-Power Dual-Modulus CMOS PrescalersRanganathan Desikachari, Mark Steeds, Jeffrey M. Huard, Un-Ku Moon. 645-648 [doi]
- A Novel CMOS Wideband Auto-tuning Phase Shifter CircuitSaad M. Al-Shahrani. 649-652 [doi]
- An Open Loop Phase Shifter and Frequency SynthesizerSarang Kazeminia, Khayrollah Hadidi. 653-656 [doi]
- OTA Based Frequency Tuning SystemChrisostomos Kassimis, George Souliotis, Costas Psychalinos. 657-660 [doi]
- Power Optimization of Pipelined ADCs with High-Order Digital Gain CalibrationMohammad Taherzadeh-Sani, Anas A. Hamoui. 661-664 [doi]
- Optimization of pipelined ADC architecture for Monolithic Active Pixel SensorsMokrane Dahoumane, Daniel Dzahini, Joel Boubier, Eric Lagorio, Olivier Rossetto, Jean-Yves Hostachy, Hamid Ghazlane, Dominique Dallet. 665-668 [doi]
- A Pipelined 12-bit Analog-to-Digital Converter with Continuous On-Chip Digital CorrectionNdubuisi Ekekwe, Chinyeaka Ekenedu. 669-672 [doi]
- A 10-bit, 1.8-GS/s Time-Interleaved Pipeline ADCVäinö Hakkarainen, Arto Rantala, Mikko Aho, Jaana Riikonen, David Gomes-Martin, Markku Åberg, Kari Halonen. 673-676 [doi]
- A Capacitor Mismatch- and Nonlinearity-Insensitive 1.5-bit Residue Stage for Pipelined ADCsMehdi Saberi, Reza Lotfi. 677-680 [doi]
- Perfectly balanced binary sequences with optimal autocorrelationSyed Faisal A. Shah, Ahmed H. Tewfik. 681-684 [doi]
- Turbo code based detection for audio watermarking: the generalized Gaussian noise channel modelTaoufik Majoul, Fathi Raouafi, Meriem Jaïdane. 685-688 [doi]
- Blind Separation of Cyclo-stationary Signals using Generalized Eigenvalue ApproachTarik Aoufl, M'hamed Bakrim, Driss Aboutajdine. 689-692 [doi]
- Discrete Frequency-Coding Waveform DesignSohanpal Singh, Kakarla Subbarao. 693-696 [doi]
- A Dynamic Clock Switch for Automotive System on ChipLuca Bacciarelli, Luca Mostardini, Luca Fanucci, Alessandro Iannuzzi, Lorenzo Bertini, Marco De Marinis. 697-700 [doi]
- A Design Methodology for Power Electronics Digital Control based on an FPGA in the Loop PrototypingShahram Karimi, Philippe Poure, Yves Berviller, Shahrokh Saadate. 701-704 [doi]
- Accurate Analysis of Switching Patterns in High Speed On-chip Global InterconnectsAbinash Roy, Sharada Jha, Masud H. Chowdhury. 705-708 [doi]
- A Generic IP Core of the Identical Forward and Inverse 12/36-Point MDCT Architecture and an Architectural Model Simulation ToolboxPeter Malík. 709-712 [doi]
- Bit-Level Optimization of Shift-and-Add Based FIR FiltersKenny Johansson, Oscar Gustafsson, Lars Wanhammar. 713-716 [doi]
- Timing-Driven Steiner Tree Construction with Wire Sizing, Buffer Insertion and Obstacle AvoidanceJin-Tai Yan, Shi-Qin Huang, Zhi-Wei Chen. 717-720 [doi]
- Hardware Architectures for the Generalized Finite Automata AlgorithmAbdel Ejnioui, Paul Bao. 721-724 [doi]
- Order Independent Switching Operations in Radially Operated NetworksPedro M. S. Carvalho, Alena Kostalova, Luis A. F. M. Ferreira. 725-728 [doi]
- No-Handshake Asynchronous Survivor Memory Unit for a Viterbi DecoderWei Shao, Linda E. M. Brackenbury. 729-734 [doi]
- Dual Mode K-Best MIMO Detector Architecture and VLSI ImplementationRamin Shariat-Yazdi, Tadeusz Kwasniewski. 735-738 [doi]
- Low-Voltage Limitations and Challenges of Memory-Rich Nano-Scale CMOS LSIsKiyoo Itoh, Riichiro Takemura. 739-742 [doi]
- Optimal Design Methodology for High-Order Continuous-Time Wideband Delta-Sigma ConvertersYi Ke, Soheil Radiom, Hamidreza Rezaee, Guy A. E. Vandenbosch, Jan Craninckx, Georges G. E. Gielen. 743-746 [doi]
- System-Level Design for Nano-ElectronicsDavid Atienza, Shashikanth Bobba, Massimo Poli, Giovanni De Micheli, Luca Benini. 747-751 [doi]
- Sizing low-voltage CMOS analog circuitsPaul G. A. Jespers. 752-755 [doi]
- Advanced Statistical Methodology for 6T-SRAM DesignCédric Maufront, Richard Ferrant. 756-758 [doi]
- Rectangular Wave Delta Modulation Buck RegulatorJitkasame Ngarmnil, Kriangkrai Sooksood. 759-762 [doi]
- Structural Design of a CMOS Full Low Dropout Voltage RegulatorIgor M. Filanovsky, Md. Mahbub Reja, Vadim Ivanov. 763-766 [doi]
- High-Accuracy Low-Dropout Voltage Regulator Based on Slow-Rolloff Frequency CompensationLiangguo Shen, Zushu Yan, Xing Zhang, Yuanfu Zhao. 767-770 [doi]
- A Novel Precise Step-Shaped Soft-Start Technique for Integrated DC-DC ConverterChun-Yu Hsieh, Yung-Chun Chuang, Ke-Horng Chen. 771-774 [doi]
- Impact of Noise on Trim Circuits for Bandgap Voltage ReferencesDalton Martini Colombo, Gilson Inacio Wirth, Sergio Bampi, Christian Jesús B. Fayomi. 775-778 [doi]
- Frame Based Memory Access Interpolation for A Digital Communication ModulatorRuimin Huang, Markus Becker, Niklas Lotze, Yiannos Manoli. 779-782 [doi]
- High-speed, Low Cost Parallel Memory-Based FFT Processors for OFDM ApplicationsChin-Long Wey, Shin-Yo Lin, Wei-Chien Tang, Muh-Tien Shiue. 783-787 [doi]
- A Low-Complexity High-Performance Modulation Code for Holographic Data StorageChi-Yun Chen, Tzi-Dar Chiueh. 788-791 [doi]
- A QoS-Oriented Scheme for a Real Time Admission Control in OBS NetworksAmor Lazzez, Noureddine Boudriga. 792-795 [doi]
- Roundoff Noise Analysis for FSK Signals in White Noise Represented as Signed Power-of-Two NumbersYa Jun Yu, Yong Ching Lim. 796-799 [doi]
- A New Method for Initializing Real Second Order IIR Notch FiltersJeedella S. Jeedella, Hussain Al-Ahmad, Mohammed E. Al-Mualla, Jim M. Noras. 800-803 [doi]
- Low Power Non-Recursive Decimation FiltersChi Zhang, Erwin Ofner. 804-807 [doi]
- A digital multistandard reconfigurable FIR filter for wireless applicationsFabio Gallazzi, Guido Torelli, Piero Malcovati, Vincenzo Ferragina. 808-811 [doi]
- Design and Implementation of a Decimation Filter For High Performance Audio ApplicationsKhalid H. Abed, Shailesh B. Nerurkar, Stephen Colaco. 812-815 [doi]
- Designing FIR filter with variable stopbandsNaoyuki Aikawa, Yukio Mori. 816-819 [doi]
- A Broadband Folded Gilbert-Cell CMOS MixerMarko Krcmar, Solon Spiegel, Frank Ellinger, Georg Boeck. 820-824 [doi]
- CMOS Power Amplifier with ESD Protection Design Merged in Matching NetworkYu-Da Shiu, Bo-Shih Huang, Ming-Dou Ker. 825-828 [doi]
- An Integrated 60-GHz Front-end Receiver with a Frequency Tripler Using 0.13-μm CMOS TechnologyPo-Hung Chen, Min-Chiao Chen, Chung-Yu Wu. 829-832 [doi]
- Radio Frequency Polyphase Filter Design in 0.13-μm CMOS for Wireless CommunicationsFayrouz Haddad, Rachid Bouchakour, Wenceslas Rahajandraibe, Lakhdar Zaïd, Oussama Frioui. 833-836 [doi]
- Integrated Tunable RF Filter for TV Reception [42MHz..870MHz]Mohamed Bouhamame, Sébastien Amiot, Olivier Crand, Luca Lo Coco, Jean Marc Paris, Markus Kristen, Jean-Robert Tourret, Xavier Pruvost, Serge Toutain. 837-840 [doi]
- Total Ionizing Dose Effects in Switched-Capacitor Filters using Oscillation-Based TestJohn M. Espinosa-Duran, Jaime Velasco-Medina, Gloria Huertas, José L. Huertas. 841-844 [doi]
- Buffer Insertion and Sizing in Clock Distribution Networks with Gradual Transition Time Relaxation for Reduced Power ConsumptionSherif A. Tawfik, Volkan Kursun. 845-848 [doi]
- Routability-Driven Track Routing for Coupling Capacitance ReductionJin-Tai Yan, Zhi-Wei Chen, Kuen-Ming Lin. 849-852 [doi]
- Lyapunov Stability of Hybrid System Limit Cycle Application to the Compass Gait BipedOumnia Licer, Noureddine El Alami, Mostafa Mrabti. 853-856 [doi]
- Efficiency Of Components' Region-Constrained Placement To Reduce FPGA's Dynamic Power ConsumptionSeyed Ebrahim Esmaeili, Nabil I. Khachab. 857-860 [doi]
- Architectural and Control Contributions for PV Grid-Connected Systems Applying Dual-Stage InvertersMarcio M. Casaro, Denizar C. Martins. 861-864 [doi]
- A Comparative Implementation of PCA Face Recognition AlgorithmNicolas Morizet, Frédéric Amiel, Insaf Dris Hamed, Thomas Ea. 865-868 [doi]
- Algebraic PWM Strategy of a Multilevel NPC Voltage Source InverterDalila Boufassa, Farid Bouchafaa, El Madjid Berkouk, Mohamed Seghir Boucherit. 869-872 [doi]
- High-Gain Observer Compensator for Rotor Resistance Variation On Induction Motor RFOCAhmed Abbou, Hassane Mahmoudi, Abdelhadi Elbacha. 873-877 [doi]
- Improving Power Efficiency and Reliability in RF Tire Pressure Monitoring ModulesFabrizio Iacopetti, Sergio Saponara, Luca Fanucci. 878-881 [doi]
- CAD methodology for Analog Static CMOS Design AutomationFrancois Rudolff, Edith Kussener, Gaëtan Bracmard. 882-885 [doi]
- Reducing Power Consumption in NoC Design with no Effect on Performance and ReliabilityAhmad Patooghy, Mahdi Fazeli, Seyed Ghassem Miremadi. 886-889 [doi]
- A New ANFIS Based Learning Algorithm for CMOS Neuro-Fuzzy ControllersAlireza Peymanfar, Abdollah Khoei, Khayrollah Hadidi. 890-893 [doi]
- The Effect of Stator Resistance Variation on DTFC of Induction Motor and its CompensationAhmed Abbou, Hassane Mahmoudi, Abdelhadi Elbacha. 894-898 [doi]
- The Use of Simulated Annealing with Fuzzy Objective Function to Optimal Frequency Selection for Analog Circuit DiagnosisDamian Grzechca, Tomasz Golonek, Jerzy Rutkowski. 899-902 [doi]
- Application of Diversity Controlled Genetic Algorithms to the Design and Optimization of OTA-C IF FiltersYifan Wu, Behrouz Nowrouzian. 903-906 [doi]
- Performance analysis of embedded multiprocessor industrial applications: methodology and toolsIsmail Assayad, Sergio Yovine. 907-910 [doi]
- FPGA-based Low-cost System for Automatic Tests on Digital CircuitsLuca Mostardini, Luca Bacciarelli, Luca Fanucci, Lorenzo Bertini, Marco Tonarelli, Adolfo Giambastiani, Marco De Marinis. 911-914 [doi]
- Low Power Design in Deep Submicron 65 & 45 nm TechnologiesChristian Piguet. 915-918 [doi]
- Logic design techniques for 65 to 45nm and below for reducing total energy and solving technology variations problemsDomenik Helms, Wolfgang Nebel. 919-922 [doi]
- Solutions for logic and processor core design at the 45nm technology node & and belowPhilippe Royannez, Hugh Mair, Michael Clinton, Uming Ko. 923-926 [doi]
- Power-Limited DesignBorivoje Nikolic. 927-930 [doi]
- An Offset Compensated Baseband Circuit for Automotive Radar Ultra-Wideband ApplicationsVittorio Giammello, Egidio Ragonese, Giuseppe Palmisano, Angelo Scuderi. 931-934 [doi]
- Application of the superregenerative principle to UWB pulse generation and receptionF. Xavier Moncunill-Geniz, Pere Palà-Schönwälder, Francisco del Águìla López, M. Rosa Giralt-Mas. 935-938 [doi]
- Ultra Wide Band Band Pass filter embedding a MLF low cost package with wire bound attach processJoseph Romen Cubillo, Jean Gaubert, Sylvain Bourdel, Hervé Barthélemy, Marc Battista, Matthieu Egels. 939-942 [doi]
- ECG Signal Artifacts Suppression System Based on an MRI Environment Dedicated CMOS Magnetic Field Monitor and FPGA ImplementationVincent Frick, Hervé Berviller, Joris Pascal, Philippe Bougeot, Jean-Philippe Blonde, Julien Oster, Jacques Felblinger. 943-946 [doi]
- Built-in Filtering for Out-of-Channel Interferers in Continuous-Time Quadrature Bandpass Delta Sigma ModulatorsNejmeddine Jouida, Chiheb Rebai, Adel Ghazel, Dominique Dallet. 947-950 [doi]
- Design of A New CMOS Controllable Mixed-Signal Current Mode Fuzzy Logic Controller (FLC) ChipGhader Yosefi, Abdollah Khoei, Khayrollah Hadidi. 951-954 [doi]
- Phase Data Converter Design for IEEE 802.15.4-based Wireless ReceiverSouha Masmoudi, Adel Ghazel, Patrick Loumeau. 955-958 [doi]
- Directional Zero-Phase 2D IIR Filter Design Using Chebyshev- Padé ApproximationRadu Matei. 959-962 [doi]
- Fractional-Order Digital Phase-Locked LoopReyad el-Khazali. 963-966 [doi]
- On a Multiplierless FIR Decimation Filter DesignGordana Jovanovic-Dolecek, Naina Rao Nagrale. 967-970 [doi]
- Reconfigurable DSP Architectures for SDR ApplicationsNajam-ul-Islam Muhammad, Karim Khalfallah, Raymond Knopp, Renaud Pacalet. 971-974 [doi]
- A VLSI architecture for a Run-time Multi-precision Reconfigurable Booth MultiplierShun Zhou, Oliver A. Pfänder, Hans-Jörg Pfleiderer, Amine Bermak. 975-978 [doi]
- Cluster-Based Hybrid Reconfigurable Architecture for Auto-adaptive SoCXun Zhang, Hassan Rabah, Serge Weber. 979-982 [doi]
- A Methodology to Evaluate the Energy Efficiency of Application Specific ProcessorsNicolas Beucher, Normand Bélanger, Yvon Savaria, Guy Bois. 983-986 [doi]
- Low Complexity Synchronization and Frequency Equalization for OFDM SystemsF. Javier López-Martínez, Eduardo Martos-Naya, José T. Entrambasaguas, Maria Garcia-Abril. 987-990 [doi]
- An Isometric on on-Chip Multiprocessor ArchitectureÉtienne Ogoubi, Abdelhakim Hafid, Marcel Turcotte. 991-994 [doi]
- An FPGA Implementation of a Scalable Network-on-Chip Based on the Token Ring ConceptKarim Hadjiat, Francis St-Pierre, Guy Bois, Yvon Savaria, Michel Langevin, Pierre G. Paulin. 995-998 [doi]
- MIC@R : A Generic Low Latency Router for On-Chip NetworksRafik Ben-Tekaya, Adel Baganne, Rached Tourki. 999-1002 [doi]
- SOPC-Based Architecture for Discrete Particle Swarm OptimizationAmin Farmahini Farahani, Sied Mehdi Fakhraie, Saeed Safari. 1003-1006 [doi]
- Reducing the Power Consumption in Networks-on-Chip through Data Coding SchemesJosé Carlos S. Palma, Leandro Soares Indrusiak, Fernando Gehm Moraes, Ricardo Reis, Manfred Glesner. 1007-1010 [doi]
- SPRAM (SPin-transfer torque RAM) design and its impact on digital systemsTakayuki Kawahara, Riichiro Takemura, Hiromasa Takahashi, Hideo Ohno. 1011-1014 [doi]
- Power Profile Evaluation of Battery-Powered Mobile ApplicationsMarius Marcu, Dacian Tudor, Horatiu Moldovan, Mihai Micea. 1015-1018 [doi]
- Feedback Driven Adaptive Power Management for Minimum Power Operation of Wireless ReceiversShreyas Sen, Rajarajan Senguttuvan, Abhijit Chatterjee. 1019-1022 [doi]
- Architecture for a low power image sensor with motion detection based ROIArnaud Verdant, Patrick Villard, Antoine Dupret, Hervé Mathias. 1023-1026 [doi]
- Power-Efficient and Low Latency Implementation of Programmable FIR filters Using Carry-Save ArithmeticDimitris Bekiaris, Isidoros Sideris, George Economakos, Kiamal Z. Pekmestzi. 1027-1030 [doi]
- Pspice behavior and thermal modeling of the PIN Diode: A circuit approachElmostafa Elwarraki, Abderrafia Sabir. 1031-1034 [doi]
- Designing SRCOs by symbolic-behavioral-modeling of unity-gain cellsEsteban Tlelo-Cuautle, Carlos Sánchez-López, Mourad Fakhfakh, Mourad Loulou. 1035-1038 [doi]
- Analysis of Nonlinear Switched Circuits with Different State Variables in Each TopologyFrancisco del Águìla López, Pere Palà-Schönwälder, Jordi Bonet-Dalmau, F. Xavier Moncunill-Geniz, M. Rosa Giralt-Mas. 1039-1042 [doi]
- An IF Digital Down-Converter for Software Radio DVB-S2 ReceiversPanayiotis Savvopoulos, Theodore Antonakopoulos. 1043-1046 [doi]
- Evaluation of the performances of ANN and SVM techniques used in water quality classificationMohamed Bouamar, Mohamed Ladjal. 1047-1050 [doi]
- Radio-based Cooperation Scheme for DDoS DetectionAmel Meddeb-Makhlouf, Noureddine Boudriga, Mohammad S. Obaidat. 1051-1054 [doi]
- A Reconfigurable IR-UWB Radio Interface, with Directional Antennas and Localization Capability, for Wireless Sensor NetworksAubin Lecointre, Daniela Dragomirescu, Pascal Berthou, Robert Plana. 1055-1058 [doi]
- Multi-Carrier CDMA-Interconnect for Inter- and Intra-ULSI CommunicationsMd. Sajjad Rahaman, Masud H. Chowdhury. 1059-1062 [doi]
- A High Dynamic Range Time-Based Edge Detection Algorithm for a Vision SensorNicola Massari, Arsalan Jawed Syed, Massimo Gottardi. 1063-1066 [doi]
- CMOS X-ray Image Sensor ArrayJosé Silva, Senentxu Lanceros-Mendez, Graça Minas, José Gerardo V. da Rocha. 1067-1070 [doi]
- A Two-Stage Capacitive-Feedback Differencing Amplifier for Temporal Contrast IR SensorsChristoph Posch, Daniel Matolin, Rainer Wohlgenannt. 1071-1074 [doi]
- POSFET Based Tactile Sensor ArraysRavinder S. Dahiya, Maurizio Valle, Giorgio Metta, Leandro Lorenzelli. 1075-1078 [doi]
- High-Speed Industrial Vision Applications Using an Embedded Smart Sensor SystemAhmed Nabil Belbachir, Karl Reisinger, Michael Hofstätter, Peter Schön. 1079-1082 [doi]
- Design considerations and device selection in the implementation of low phase noise LC-VCOsOwen Casha, Ivan Grech, Joseph Micallef, Edward Gatt. 1083-1086 [doi]
- Multiphase Signal Generation Using Capacitive Coupling of LC-VCOsMalihe Zarre Dooghabadi, Sasan Naseh. 1087-1090 [doi]
- A High-Performance Digitally Controlled LC Oscillator for Ku-Band ApplicationsLuís Mendes, Eduardo José Solteiro Pires, João Caldinhas Vaz, Maria J. Rosário. 1091-1094 [doi]
- A 2.4 GHz Very Low Phase Noise Fully Integrated Quadrature LC OscillatorOussama Frioui, Lakhdar Zaïd, Wenceslas Rahajandraibe, Fayrouz Haddad. 1095-1098 [doi]
- Finding the Tuning Curve of a Complementary VCOAntonio Buonomo, Alessandro Lo Schiavo. 1099-1102 [doi]
- Improved Low Power Full Scan BISTUmesh Parashar. 1103-1106 [doi]
- GABIST: A New Methodology to Find near Optimal LFSR for BIST StructureMehdi Kamal, Mehdi Salmani Jelodar, Shaahin Hessabi. 1107-1110 [doi]
- Multiple Parametric Circuit Analysis Tool for Detectability EstimationMichael G. Dimopoulos, Dimitris K. Papakostas, Dimitrios K. Konstantinou, Alexios Spyronasios, Alkis A. Hatzopoulos. 1111-1114 [doi]
- A Heuristic Fault Dictionary Reduction MethodologyAndrzej Pulka. 1115-1118 [doi]
- An Embedded Test Circuit for RF Single Ended Low Noise AmplifiersLampros Dermentzoglou, Anastasios Karagounis, Aggeliki Arapoyanni, Yiorgos Tsiatouhas. 1119-1122 [doi]
- A 0.65-0.9-1.2V Supplies 10MHz High Efficiency PWM CMOS Buck DC-DC ConverterBilal Manai, Malik Bouguelaa, Xavier Rabeyrin. 1123-1126 [doi]
- Low-Voltage BiCMOS Circuit Topologies for the Design of a 19GHz, 1.2V, 466mW, 4-bit Accumulator in Silicon-GermaniumRyan Bethel, David E. Kotecki. 1127-1130 [doi]
- A CMOS Transconductor with High Linear RangeAimad El Mourabit, Mohamed Halim Sbaa, Zine El Abidine Alaoui Ismaili, Fouad Lahjomri. 1131-1134 [doi]
- Separation of convolutive mixtures of cyclo-stationary signals using a non-unitary block-diagonalization algorithmHicham Ghennioui, Saloua Rhioui, Nadège Thirion-Moreau, Eric Moreau, Abdellah Adib, Driss Aboutajdine. 1135-1138 [doi]
- Symbolic Analysis Based on Graph TransformationsZdenek Kolka, Martin Vlk, Dalibor Biolek, Viera Biolkova. 1139-1142 [doi]
- The triple resonance network with sinusoidal excitationAntônio Carlos M. de Queiroz. 1143-1146 [doi]
- Body-Driven Enhanced-Impedance Current Source: An Approach to the Implementation of Low-Voltage Current-Steering D/A ConvertersS. Moslem Hokmabadi, S. Alireza Zabihian, Reza Lotfi. 1147-1150 [doi]
- A Low Power Dual-Mode Sigma-Delta Modulator for GSM/WCDMA ReceiversInhee Lee, Youngcheol Chae, Gunhee Han. 1151-1154 [doi]
- Blind Source Separation Based On Wavelet Signal RepresentationAtman Jbari, Abdellah Adib, Driss Aboutajdine. 1155-1158 [doi]
- Behavioral Modeling of a Programmable UWB/Bluetooth ADCMartin Gustafsson 0002, Ana Rusu, Mohammed Ismail. 1159-1162 [doi]
- A 100 MHz-1 GHz Adaptive Bandwidth PLL Using TDC TechniqueKuo-Hsing Cheng, Yu-lung Lo, Ching-Wen Lai, Wei-Bin Yang. 1163-1166 [doi]
- Design of a High Speed, Low Latency and Low Power Consumption DRAM Using two-transistor Cell StructureAmin Chegeni, Khayrollah Hadidi, Abdollah Khoei. 1167-1170 [doi]
- How to reduce jitter in fractional PLLZakariya Belfkih, Samir Bahbouhi, Mohamed Halim Sbaa, Aimad ElMourabit. 1171-1174 [doi]
- Soft power up | power down on Digital to Analog Converter CMOS65Nadia Barhoul, Houda Senhaji, Mohamed Halim Sbaa, Aimad ElMourabit. 1175-1178 [doi]
- Ripple Reduction in DTC Drives by Using a Three-Level NPC VSIIqbal Messaif, El Madjid Berkouk, Nadia Saadia. 1179-1182 [doi]
- Low Power Implementation of Decimation Filters in Multistandard Radio Receiver Using Optimized Multiplication-Accumulation UnitNadia Khouja, Khaled Grati, Adel Ghazel. 1183-1186 [doi]
- Performance Evaluation of FPGA-Embedded Web ServersSergio A. Cuenca, Angel Grediaga, Hector Llorens, Marco Albero. 1187-1190 [doi]
- th Harmonic FrequencyMohamed Abdusalam, Philippe Poure, Shahrokh Saadate. 1191-1194 [doi]
- Real-time flatness-based control of a DC motorSoufiene Bouallègue, Mounir Ayadi, Joseph Haggège, Mohamed Benrejeb. 1195-1200 [doi]
- Fuzzy Controller for Mobile Robots using Evolvable HardwareAhmed Moustafa Zaki, Mohamed H. El-Shafey, Gamal M. Ali. 1201-1204 [doi]
- A Bias-Controlled Noise-Canceling CMOS Tuned Low Noise Amplifier for UWB TransceiversS. M. Rezaul Hasan, Jie Li. 1205-1208 [doi]
- 60 GHz SiGe LNAVan-Hoang Do, Viswanathan Subramanian, Georg Boeck. 1209-1212 [doi]
- A New On-Chip CMOS Active Balun Integrated With LNAFernando Azevedo, Fernando Fortes, Maria João Rosário. 1213-1216 [doi]
- The First All-Transistor Wideband (0 - 5GHz) Impedance Matching NetworkBalwant Godara, Alain Fabre. 1217-1219 [doi]
- A 0.35-μm CMOS Mixer for 3.1-4.8 GHz UWB MB-OFDM ReceiversFarid Touati, Skander Douss, Mourad Loulou. 1220-1223 [doi]
- Signal Integrity Analysis of a High Precision D/A ConverterOlivier Valorge, David Marche, Alain Lacourse, Mohamad Sawan, Yvon Savaria. 1224-1227 [doi]
- Effect of Mismatch on Substrate Noise Coupling on Flash A/D ConvertersAthanasios Stefanou, Georges G. E. Gielen. 1228-1231 [doi]
- A 10 Gsamples/s SiGe Track-and-Hold Amplifier with 8-bit ResolutionPaul Zammit, Ivan Grech, Joseph Micallef, Edward Gatt. 1232-1235 [doi]
- Analysis of Open Loop Track-and-Hold CircuitsPieter Harpe, Hans Hegt, Arthur H. M. van Roermund. 1236-1239 [doi]
- Design of 2�?VDD-Tolerant I/O Buffer with Considerations of Gate-Oxide Reliability and Hot-Carrier DegradationHui-Wen Tsai, Ming-Dou Ker. 1240-1243 [doi]
- A Cross-Layer Approach for Dynamic Rate Allocation in H.264 Multi-User Video StreamingCharles Yaacoub, Joumana Farah, Nancy E. Rachkidy, Béatrice Pesquet-Popescu. 1244-1247 [doi]
- A real-time H.264 MP decoder based on a DM642 DSPFernando Pescador, Matías J. Garrido, César Sanz, Eduardo Juárez Martínez, Manuel César Rodríguez Lacruz, David Samper Martínez. 1248-1251 [doi]
- Robust Watermarking System Using Security Enhancement on Content Based Image SegmentationMohamed A. Suhail, Mohammad S. Obaidat. 1252-1255 [doi]
- Content-Adaptive Semi-Fragile Watermarking for Image AuthenticationMohammed E. Al-Mualla. 1256-1259 [doi]
- Subsampling Image Compression using Al-Alaoui Backpropagation AlgorithmRony Ferzli, Mohamad Adnan Al-Alaoui. 1260-1263 [doi]
- Efficient and Accurate Models of Output Transition Time in CMOS LogicMassimo Alioto, Massimo Poli, Gaetano Palumbo. 1264-1267 [doi]
- All-Digital PLL Using Pulse-Based DCOHong-Yi Huang, Jen-Chieh Liu, Kuo-Hsing Cheng. 1268-1271 [doi]
- Analysis of Spatial Temperature Distribution in ICsShriram Krishnamoorthy, Masud H. Chowdhury. 1272-1275 [doi]
- New MTCMOS Flip-Flops with Simple Control Circuitry and Low Leakage Data Retention CapabilityZhiyu Liu, Volkan Kursun. 1276-1279 [doi]
- Temperature-Adaptive Energy Reduction for Ultra-Low Power-Supply-Voltage Subthreshold Logic CircuitsRanjith Kumar, Volkan Kursun. 1280-1283 [doi]
- Communication Structure Refinement using Temporal Constraints AnalysisAlena Tsikhanovich, El Mostapha Aboulhamid, Guy Bois. 1284-1287 [doi]
- Performance Modeling and Analysis of Asynchronous Linear-Pipeline with Time Variable DelaysEslam Yahya, Marc Renaudin. 1288-1291 [doi]
- Logic and Physical Synthesis of Cell ArraysCristina Meinhardt, Ricardo Reis, Reginaldo Tavares. 1292-1295 [doi]
- Process Variation Aware Comprehensive Layout Synthesis for Yield Enhancement in Nano-meter CMOSKenichiro Kurihara, Tetsuya Iizuka, Makoto Ikeda, Kunihiro Asada. 1296-1299 [doi]
- An Evolutionary Synthesis Algorithm to Design Optimum Performance CMOS RFSSCAsLuís Mendes, Eduardo José Solteiro Pires, João Caldinhas Vaz, Maria J. Rosário. 1300-1303 [doi]
- Design and Verification of Ultra Low Current Mode Amplifier Aiming at Biosensor ApplicationsLei Zhang 0033, Zhiping Yu, Xiangqing He. 1304-1307 [doi]
- High Speed, Low Power Four-Quadrant CMOS Current-Mode MultiplierAli Naderi, Abdollah Khoei, Khayrollah Hadidi. 1308-1311 [doi]
- Transformation from Voltage-Mode to Current-Mode: an Alternative ApproachÖzhan Koca, Xinyi Yang, Robert Weigel. 1312-1315 [doi]
- A Low-Voltage Integrated Current-Mode Boost Converter for Portable Power SupplyHou-Ming Chen, Robert Chen-Hao Chang, Jian-Lin Wu. 1316-1319 [doi]
- A CMOS Current-Mode Hyperbolic-Sine-Based Three-Electrode Sensor Interfacing and Amplification CircuitAnoop Singh Walia, Henry M. D. Ip, Andreas G. Katsiamis, Emmanuel M. Drakakis. 1320-1323 [doi]
- Low noise and low cost neural amplifiersGuilherme Bontorin, Jean Tomas, Sylvie Renaud. 1324-1327 [doi]
- A Low Power V-band Low Noise Amplifier Using 0.13-μm CMOS TechnologyChung-Yu Wu, Po-Hung Chen. 1328-1331 [doi]
- System-Design-Oriented Low Noise Amplifier ModelingBenjamin Nicolle, Mourad Zaarour, William Tatinian, Gilles Jacquemod. 1332-1335 [doi]
- A Low Noise CMOS Preamplifier for Quartz-Based Gyro-MeterMing Zhang, Nicolas Llaser. 1336-1339 [doi]
- A Novel LNA Topology with Transformer-based Input Integrated Matching and its 60-GHz Millimeter-wave CMOS 65-nm DesignDomenico Zito, Domenico Pepe, Bruno Neri, Thierry Taris, Jean-Baptiste Begueret, Yann Deval, Didier Belot. 1340-1343 [doi]
- Theoretical and Practical Limits to Sensitivity in IEEE 802.15.4 ReceiversSteven Lanzisera, Kristofer S. J. Pister. 1344-1347 [doi]
- Sustainability of Self-Configuring Wireless Sensor NetworksBozena Kaminska, Pawel Gburzynski. 1348-1351 [doi]
- Ultra Low Power ASIP Design for Wireless Sensor NodesMichael De Nil, Lennart Yseboodt, Frank Bouwens, Jos Hulzink, Mladen Berekovic, Jos Huisken, Jef L. van Meerbergen. 1352-1355 [doi]
- Vertical Handover for 4G Multi-Standard Wireless TransceiversZongyang Zhao, Jad G. Atallah, Ana Rusu, Mohammed Ismail. 1356-1359 [doi]
- Fast Secure Communication Establishing Mechanism for Aero-wireless NetworksKihong Kim, Jinkeun Hong, Jongin Lim. 1360-1363 [doi]
- Iterative Noise-Compensated Method to Improve LPC Based Speech AnalysisAbdelaziz Trabelsi, François-Raymond Boyer, Yvon Savaria, Mounir Boukadoum. 1364-1367 [doi]
- Adaptive Selectivity Representation: Construction and Application in EnhancementMohamed El Aallaoui, Abdelmoula El Bouhtouri, Abderahman Ayadi. 1368-1371 [doi]
- On the Performance of Non-Gaussian Distributions in Modelling the Wavelet Coefficients of Medical Ultrasound ImagesMd. Imamul Hassan Bhuiyan, M. Omair Ahmad, M. N. S. Swamy. 1372-1375 [doi]
- Referenced Contrast: A New Tool for Blind Separation of Gaussian SourcesManal Taoufiki, Abdellah Adib, Driss Aboutajdine. 1376-1379 [doi]
- Estimation of Displacement Vector Field from Noisy Data using Maximum Likelihood EstimatorEl Mehdi Ismaili Alaoui, El Hassan Ibn Elhaj. 1380-1383 [doi]
- A Fast-Locking Agile Frequency Synthesizer for MIMO Dual-mode WiFi / WiMAX ApplicationsMeng-Ting Tsai, Ching-Yuan Yang. 1384-1387 [doi]
- A Low-Noise Fractional-N Frequency Synthesiser Using A Very Fast Noise ShaperHongyu Wang 0004, Paul V. Brennan, Dai Jiang. 1388-1391 [doi]
- A Fractional Frequency Synthesizer Using Frequency Locked LoopA. V. Rejeesh, Pradip Mandal. 1392-1395 [doi]
- Discrete-time Decimation filter Design for Multistandard RF Sub-sampling ReceiverRim Barrak, Adel Ghazel, Fadhel M. Ghannouchi. 1396-1399 [doi]
- A 1.4GHz Upconversion Mixer Design Using the gm/ID Method Suitable for a Multi-Band Analog InterfaceFernando da Rocha Paixão Cortes, Sergio Bampi. 1400-1403 [doi]
- Building Ultra-Low-Power Low-Frequency Digital Circuits with High-Speed DevicesDavid Bol, Renaud Ambroise, Denis Flandre, Jean-Didier Legat. 1404-1407 [doi]
- Power Analysis Resistant Hardware Implementations of AESLevent Ordu, Siddika Berna Örs. 1408-1411 [doi]
- A Low-Power Integrated Neural Interface with Digital Spike Detection and IsolationBenoit Gosselin, Mohamad Sawan. 1412-1415 [doi]
- LUT-Based Power Macromodeling Technique for DSP ArchitecturesYaseer A. Durrani, Teresa Riesgo. 1416-1419 [doi]