David S. Kung - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 22 from 22

2017

DYCE: A Resilient Shared Memory Paradigm for Heterogenous Distributed Systems without Memory CoherenceUlrich Finkler, Hubertus Franke, David S. Kung. cf 2017: 17-26 [doi]

2010

The Dawn of 22nm Era: Design and CAD ChallengesRuchir Puri, David S. Kung. vlsid 2010: 429-433 [doi]

2009

The fate of stackingDavid S. Kung. dt, 26(5):112, 2009. [doi]

CAD challenges for 3D ICsDavid S. Kung, Ruchir Puri. aspdac 2009: 421-422 [doi]

Guest Editors Introduction: Opportunities and Challenges of 3D IntegrationDavid S. Kung, Yuan Xie. dt, 26(5):4-5, 2009. [doi]

2005

Improving run times by pruned application of synthesis transformsRenato Fernandes Hentschke, Jagannathan Narasimhan, David S. Kung. sbcci 2005: 38-43 [doi]

Minimizing power with flexible voltage islandsRuchir Puri, David S. Kung, Leon Stok. iscas 2005: 21-24 [doi]

Sensitivity guided net weighting for placement-driven synthesisHaoxing Ren, David Zhigang Pan, David S. Kung. tcad, 24(5):711-721, 2005. [doi]

2004

Timing closure for low-FO4 microprocessor designDavid S. Kung. dac 2004: 265-266 [doi]

Sensitivity guided net weighting for placement driven synthesisHaoxing Ren, David Zhigang Pan, David S. Kung. ispd 2004: 10-17 [doi]

An Integrated Environment for Technology Closure of Deep-Submicron IC DesignsLouise Trevillyan, David S. Kung, Ruchir Puri, Lakshmi N. Reddy, Michael A. Kazda. dt, 21(1):14-22, 2004. [doi]

2003

Pushing ASIC performance in a power envelopeRuchir Puri, Leon Stok, John M. Cohn, David S. Kung, David Z. Pan, Dennis Sylvester, Ashish Srivastava, Sarvesh H. Kulkarni. dac 2003: 788-793 [doi]

2002

Fast and accurate wire delay estimation for physical synthesis of large ASICsRuchir Puri, David S. Kung, Anthony D. Drumm. glvlsi 2002: 30-36 [doi]

2000

Combinatorial cell design for CMOS librariesFrederik Beeftink, Prabhakar Kudva, David S. Kung, Ruchir Puri, Leon Stok. integration, 29(1):67-93, 2000. [doi]

1999

Optimal P/N width ratio selection for standard cell librariesDavid S. Kung, Ruchir Puri. iccad 1999: 178-184 [doi]

1998

Gate-size selection for standard cell librariesFrederik Beeftink, Prabhakar Kudva, David S. Kung, Leon Stok. iccad 1998: 545-550 [doi]

A Fast Fanout Optimization Algorithm for Near-Continuous Buffer LibrariesDavid S. Kung. dac 1998: 352-355 [doi]

1996

1992

BDDMAP: A Technology Mapper Based on a New Covering AlgorithmDavid S. Kung, Robert F. Damiano, Theresa A. Nix, David J. Geiger. dac 1992: 484-487 [doi]

Hazard-non-increasing gate-level optimization algorithmsDavid S. Kung. iccad 1992: 631-634 [doi]

Sign in or sign up to see more results.

runs on WebDSL