Maurizio Damiani - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 31 from 31

2023

Partially unate Boolean functions: Properties of their sum-of-products representationsMaurizio Damiani. DAM, 338:278-292, October 2023. [doi]

2003

Boolean Technology Mapping Based on Logic DecompositionMaurizio Damiani, Andrei Y. Selchenko. sbcci 2003: 35-40 [doi]

2000

Enabling testability of fault-tolerant circuits by means of I::DDQ::-checkable votersAlessandro Bogliolo, Michele Favalli, Maurizio Damiani. tvlsi, 8(4):415-419, 2000. [doi]

1999

Cycle-Based Symbolic Simulation of Gate-Level Synchronous CircuitsValeria Bertacco, Maurizio Damiani, Stefano Quer. dac 1999: 391-396 [doi]

1997

The disjunctive decomposition of logic functionsValeria Bertacco, Maurizio Damiani. iccad 1997: 78-82 [doi]

The state reduction of nondeterministic finite-state machinesMaurizio Damiani. tcad, 16(11):1278-1291, 1997. [doi]

1996

1995

1994

Nondeterministic finite-state machines and sequential ::::don t cares::::Maurizio Damiani. eurodac 1994: 192-198

A Synthesis Framework Based on Trace and Automata TheoryJérôme Fron, Jerry Chih-Yuan Yang, Maurizio Damiani, Giovanni De Micheli. iscas 1994: 291-294

Scheduling with Environmental Constraints based on Automata RepresentationsJerry Chih-Yuan Yang, Giovanni De Micheli, Maurizio Damiani. eurodac 1994: 495-501

1993

Optimization of Combinational Logic Circuits Based on Compatible GatesMaurizio Damiani, Jerry Chih-Yuan Yang, Giovanni De Micheli. dac 1993: 631-636 [doi]

Don t care set specifications in combinational and synchronous logic circuitsMaurizio Damiani, Giovanni De Micheli. tcad, 12(3):365-388, 1993. [doi]

1992

Recurrence Equations and the Optimization of Synchronous Logic CircuitsMaurizio Damiani, Giovanni De Micheli. dac 1992: 556-561 [doi]

Testability measures in pseudorandom testingSilvia Ercolani, Michele Favalli, Maurizio Damiani, Piero Olivo, Bruno Riccò. tcad, 11(6):794-800, 1992. [doi]

1991

Analysis and Design of Linear Finite State Machines for Signature Analysis TestingMaurizio Damiani, Piero Olivo, Bruno Riccò. TC, 40(9):1034-1045, 1991.

Fault simulation of unconventional faults in CMOS circuitsMichele Favalli, Piero Olivo, Maurizio Damiani, Bruno Riccò. tcad, 10(5):677-682, 1991. [doi]

1990

Aliasing in signature analysis testing with multiple input shift registersMaurizio Damiani, Piero Olivo, Michele Favalli, Silvia Ercolani, Bruno Riccò. tcad, 9(12):1344-1353, 1990. [doi]

Observability Don t Care Sets and Boolean RelationsMaurizio Damiani, Giovanni De Micheli. iccad 1990: 502-505

1989

1988

Aliasing errors in signature analysis testing of integrated circuitsMaurizio Damiani, Piero Olivo, Michele Favalli, Bruno Riccò. iccd 1988: 458-461 [doi]

Sign in or sign up to see more results.

runs on WebDSL