Mike Hutton - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 28 from 28

2023

Understanding and Mitigating Hardware Failures in Deep Learning Training SystemsYi He 0010, Mike Hutton, Steven Chan, Robert De Gruijl, Rama Govindaraju, Nishant Patil, Yanjing Li. isca 2023: [doi]

2017

2015

2014

Design of a high-density SoC FPGA at 20nmBrad Vest, Sean Atsatt, Mike Hutton. hotchips 2014: 1-24 [doi]

2009

FPGA Synthesis and Physical DesignMike Hutton, Vaughn Betz. In Richard Zurawski, editor, Embedded Systems Design and Verification - Volume 1 of the Embedded Systems Handbook. pages 17, CRC Press, 2009. [doi]

2008

Guest Editorial: TRETS Special Edition on the 15th International Symposium on FPGAsAndré DeHon, Mike Hutton. trets, 1(1), 2008. [doi]

Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAsYan Lin, Lei He, Mike Hutton. tvlsi, 16(2):124-133, 2008. [doi]

2007

An FPGA Based Memory Efficient Shared Buffer ImplementationDwayne Burns, Ciaran Toal, Kieran McLaughlin, Sakir Sezer, Mike Hutton, Kevin Cackovic. fpl 2007: 661-664 [doi]

Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domainsLei Cheng, Deming Chen, Martin D. F. Wong, Mike Hutton, Jason Govig. iccad 2007: 370-375 [doi]

Integrating FPGAs in high-performance computing: introductionPaul Chow, Mike Hutton. fpga 2007: 131 [doi]

Statistical placement for FPGAs consideringYan Lin, Mike Hutton, Lei He. iet-cdt, 1(4):267-275, 2007. [doi]

Accelerating pattern matching for DPIJun Mu, Sakir Sezer, Gareth Douglas, Dwayne Burns, Emi Garcia, Mike Hutton, Kevin Cackovic. socc 2007: 83-86 [doi]

Equivalence Verification of FPGA and Structured ASIC ImplementationsJoachim Pistorius, Mike Hutton, Jay Schleicher, Mihail Iotov, Enoch Julias, Kumara Tharmalingam. fpl 2007: 423-428 [doi]

2006

2005

2004

Advances and trends in FPGA designMike Hutton. sbcci 2004: 8 [doi]

Architecture and CAD for FPGAsMike Hutton. sbcci 2004: 3 [doi]

MAX II: A low-cost, high-performance LUT-based CPLDPaul Leventis, Brad Vest, Mike Hutton, David M. Lewis. cicc 2004: 443-446 [doi]

2003

Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluationJoachim Pistorius, Mike Hutton. slip 2003: 31-38 [doi]

1997

Characterization and parameterized generation of digital circuitsMike Hutton. PhD thesis, University of Toronto, Canada, 1997. [doi]

Sign in or sign up to see more results.

runs on WebDSL