Hamid Mahmoodi-Meimand - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 33 from 33

2006

2005

A process-tolerant cache architecture for improved yield in nanoscale technologiesAmit Agarwal, Bipul Chandra Paul, Hamid Mahmoodi-Meimand, Animesh Datta, Kaushik Roy. tvlsi, 13(1):27-38, 2005. [doi]

Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath SynthesisNilanjan Banerjee, Arijit Raychowdhury, Swarup Bhunia, Hamid Mahmoodi-Meimand, Kaushik Roy. iccd 2005: 206-214 [doi]

Power Reduction in Test-Per-Scan BIST with Supply Gating and Efficient Scan PartitioningSwarup Bhunia, Hamid Mahmoodi-Meimand, Debjyoti Ghosh, Kaushik Roy. isqed 2005: 453-458 [doi]

A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test ApplicationSwarup Bhunia, Hamid Mahmoodi-Meimand, Arijit Raychowdhury, Kaushik Roy. date 2005: 1136-1141 [doi]

A novel synthesis approach for active leakage power reduction using dynamic supply gatingSwarup Bhunia, Nilanjan Banerjee, Qikai Chen, Hamid Mahmoodi-Meimand, Kaushik Roy. dac 2005: 479-484 [doi]

Low-power scan design using first-level supply gatingSwarup Bhunia, Hamid Mahmoodi-Meimand, Debjyoti Ghosh, Saibal Mukhopadhyay, Kaushik Roy. tvlsi, 13(3):384-395, 2005. [doi]

Modeling and Testing of SRAM for New Failure Mechanisms Due to Process Variations in Nanoscale CMOSQikai Chen, Hamid Mahmoodi-Meimand, Swarup Bhunia, Kaushik Roy. vts 2005: 292-297 [doi]

Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variationsQikai Chen, Hamid Mahmoodi-Meimand, Swarup Bhunia, Kaushik Roy. tvlsi, 13(11):1286-1295, 2005. [doi]

Energy recovery clocked dynamic logicMatthew Cooke, Hamid Mahmoodi-Meimand, Qikai Chen, Kaushik Roy. glvlsi 2005: 468-471 [doi]

Dual-Edge Triggered Static Pulsed Flip-FlopsAliakbar Ghadiri, Hamid Mahmoodi-Meimand. vlsid 2005: 846-849 [doi]

Pre-capturing static pulsed flip-flopsAliakbar Ghadiri, Hamid Mahmoodi-Meimand. iscas 2005: 2421-2424 [doi]

A high speed and leakage-tolerant domino logic for high fan-in gatesFarshad Moradi, Hamid Mahmoodi-Meimand, Ali Peiravi. glvlsi 2005: 478-481 [doi]

Design of High Performance Sense Amplifier Using Independent Gate Control in sub-50nm Double-Gate MOSFETSaibal Mukhopadhyay, Hamid Mahmoodi-Meimand, Kaushik Roy. isqed 2005: 490-495 [doi]

Leakage Current Based Stabilization Scheme for Robust Sense-Amplifier Design for Yield Enhancement in Nano-scale SRAMSaibal Mukhopadhyay, Arijit Raychowdhury, Hamid Mahmoodi-Meimand, Kaushik Roy. ats 2005: 176-181 [doi]

Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOSSaibal Mukhopadhyay, Hamid Mahmoodi-Meimand, Kaushik Roy. tcad, 24(12):1859-1880, 2005. [doi]

Double-gate SOI devices for low-power and high-performance applicationsKaushik Roy, Hamid Mahmoodi-Meimand, Saibal Mukhopadhyay, Hari Ananthan, Aditya Bansal, Tamer Cakici. iccad 2005: 217-224

2004

Computation sharing programmable FIR filter for low-power and high-performance applicationsJongsun Park 0001, Woopyo Jeong, Hamid Mahmoodi-Meimand, Yongtao Wang, Hunsoo Choo, Kaushik Roy 0001. jssc, 39(2):348-357, 2004. [doi]

A Novel Low-Power Scan Design Technique Using Supply GatingSwarup Bhunia, Hamid Mahmoodi-Meimand, Saibal Mukhopadhyay, Debjyoti Ghosh, Kaushik Roy. iccd 2004: 60-65 [doi]

First Level Hold: A Novel Low-Overhead Delay Fault Testing TechniqueSwarup Bhunia, Hamid Mahmoodi-Meimand, Arijit Raychowdhury, Kaushik Roy. dft 2004: 314-315 [doi]

Data-retention flip-flops for power-down applicationsHamid Mahmoodi-Meimand, Kaushik Roy. iscas 2004: 677-680

Dual-edge triggered level converting flip-flopsHamid Mahmoodi-Meimand, Kaushik Roy. iscas 2004: 661-664

Estimation of delay variations due to random-dopant fluctuations in nano-scaled CMOS circuitsHamid Mahmoodi-Meimand, Saibal Mukhopadhyay, Kaushik Roy. cicc 2004: 17-20 [doi]

Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design styleHamid Mahmoodi-Meimand, Kaushik Roy. tcas, 51-I(3):495-503, 2004. [doi]

Statistical design and optimization of SRAM cell for yield enhancementSaibal Mukhopadhyay, Hamid Mahmoodi-Meimand, Kaushik Roy. iccad 2004: 10-13 [doi]

2003

Energy recovery clocking scheme and flip-flops for ultra low-energy applicationsMatthew Cooke, Hamid Mahmoodi-Meimand, Kaushik Roy. islped 2003: 54-59 [doi]

Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsKauschick Roy, Saibal Mukhopadhyay, Hamid Mahmoodi-Meimand. pieee, 91(2):305-327, 2003. [doi]

2002

High performance and low power FIR filter design based on sharing multiplicationJongsun Park, Woopyo Jeong, Hunsoo Choo, Hamid Mahmoodi-Meimand, Yongtao Wang, Kaushik Roy. islped 2002: 295-300 [doi]

Leakage Current in Deep-Submicron CMOS CircuitsKaushik Roy, Saibal Mukhopadhyay, Hamid Mahmoodi-Meimand. jcsc, 11(6):575-600, 2002. [doi]

2001

Efficient power clock generation for adiabatic logicHamid Mahmoodi-Meimand, Ali Afzali-Kusha. iscas 2001: 642-645 [doi]

All Publications

Filter by Year
OR AND NOT 1

Filter by Type
OR AND NOT 1

Filter by Tag
OR AND NOT 1

Filter by Venue

[+]
OR AND NOT 1

Filter by Author

[+]
OR AND NOT 1

Filter by Top Terms

[+]
OR AND NOT 1

Researchr

Publications by 'Hamid Mahmoodi-Meimand'

Viewing Publication 1 - 33 from 33

2006

2005

2004

2003

2002

2001

All Publications

Filter by YearOR AND NOT 1

Filter by TypeOR AND NOT 1

Filter by TagOR AND NOT 1

Filter by Venue [+]OR AND NOT 1

Filter by Author [+]OR AND NOT 1

Filter by Top Terms [+]OR AND NOT 1

Researchr

Publications by 'Hamid Mahmoodi-Meimand'

Viewing Publication 1 - 33 from 33

2006

2005

2004

2003

2002

2001

Filter by Year
OR AND NOT 1

Filter by Type
OR AND NOT 1

Filter by Tag
OR AND NOT 1

Filter by Venue

[+]
OR AND NOT 1

Filter by Author

[+]
OR AND NOT 1

Filter by Top Terms

[+]
OR AND NOT 1