Naveed A. Sherwani - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 50 from 50

2009

Dreams, Plans, and Journey of Reaching Perfect Predictability and Reliability in ASICsNaveed A. Sherwani. dft 2009: 123-123 [doi]

2005

DFM rules!Naveed A. Sherwani, Susan Lippincott Mack, Alex Alexanian, Premal Buch, Carlo Guardiani, Harold Lehon, Peter Rabkin, Atul Sharan. dac 2005: 168-169 [doi]

2003

2002

Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designsFaran Rafiq, Malgorzata Chrzanowska-Jeske, Hannah Honghua Yang, Naveed A. Sherwani. ispd 2002: 56-61 [doi]

2000

EDA challenges facing future microprocessor designT. Karn, Shishpal Rawat, Desmond Kirkpatrick, Rabindra K. Roy, Greg Spirakis, Naveed A. Sherwani, Craig Peterson. tcad, 19(12):1498-1506, 2000. [doi]

On the use of flexible, rectilinear blocks to obtain minimum-area floorplans in mixed block and cell designsDinesh P. Mehta, Naveed A. Sherwani. todaes, 5(1):82-97, 2000. [doi]

The bottom-10 problems in EDA (panel session (title only))Naveed A. Sherwani. ispd 2000: 39 [doi]

1999

Integrated floorplanning and interconnect planningHung-Ming Chen, Hai Zhou, Fung Yu Young, D. F. Wong, Hannah Honghua Yang, Naveed A. Sherwani. iccad 1999: 354-357 [doi]

SRC physical design top ten problemJeff Parkhurst, Naveed A. Sherwani, Sury Maturi, Dana Ahrams, Eli Chiprout. ispd 1999: 55-58 [doi]

1998

Embedded Tutorial: Layout Driven Synthesis or Synthesis Driven LayoutNaveed A. Sherwani, Prashant Sawkar. vlsid 1998: 44-47

1997

T3: Physical DesignDinesh P. Mehta, Naveed A. Sherwani, A. Bariya. vlsid 1997: 3 [doi]

1996

Optimal algorithms for planar over-the-cell routing problemsSrinivasa R. Danda, Xiaolin Liu, Sreekrishna Madhwapathy, Anand Panyam, Naveed A. Sherwani, Ioannis G. Tollis. tcad, 15(11):1365-1378, 1996. [doi]

A Minimum-Area Floorplanning Algorithm for MBC DesignsDinesh P. Mehta, Naveed A. Sherwani. glvlsi 1996: 56-59 [doi]

1995

Optimal algorithms for planar over-the-cell routing in the presence of obstaclesSrinivasa R. Danda, Sreekrishna Madhwapathy, Naveed A. Sherwani. vlsid 1995: 3-7 [doi]

OPRON: a new approach to planar OTC routingSrinivasa R. Danda, Sreekrishna Madhwapathy, Naveed A. Sherwani, A. Sureka. glvlsi 1995: 208-212 [doi]

1994

Comparative Analysis of New CMOS Leaf Cells for OTC RoutingPramod Anne, Aditya Reddy, Naveed A. Sherwani, Anand Panyam, Siddharth Bhingarde. iscas 1994: 191-194

Over-the-Cell Routing Algorithms for Industrial Cell ModelsSiddharth Bhingarde, Rafay Khawaja, Anand Panyam, Naveed A. Sherwani. vlsid 1994: 143-148

Incomplete hypercubes: Algorithms and embeddingsAlfred J. Boals, Ajay K. Gupta, Naveed A. Sherwani. tjs, 8(3):263-294, 1994. [doi]

High Performance Over-the-Cell RoutingJim E. Crenshaw, Spyros Tragoudas, Naveed A. Sherwani. vlsid 1994: 137-142

A Hierarchical Approach to Clock Routing in High Performance SystemsWasim Khan, Sreekrishna Madhwapathy, Naveed A. Sherwani. iscas 1994: 467-470

A Unified Approach to Multilayer Over-the-Cell RoutingSreekrishna Madhwapathy, Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam. dac 1994: 182-187 [doi]

An Efficient Four Layer Over-the-Cell RouterSreekrishna Madhwapathy, Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam. iscas 1994: 187-190

An optimal algorithm for maximum two planar subset problem [VLSI layout]Anand Panyam, Srinivasa R. Danda, Sreekrishna Madhwapathy, Naveed A. Sherwani. glvlsi 1994: 80-85 [doi]

Floorplanning for mixed macro block and standard cell designsArun Shanbhag, Srinivasa R. Danda, Naveed A. Sherwani. glvlsi 1994: 26-29 [doi]

Algorithmic Aspects of Three Dimensional MCM RoutingQiong Yu, Sandeep Badida, Naveed A. Sherwani. dac 1994: 397-401 [doi]

1993

Efficient Over-the-cell Routing Algorithm for General Middle Terminal ModelSiddharth Bhingarde, Anand Panyam, Naveed A. Sherwani. iscas 1993: 1861-1864

On Optimum Cell Models for Over-the-Cell RoutingSiddharth Bhingarde, Anand Panyam, Naveed A. Sherwani. vlsid 1993: 94-99

Middle terminal cell models for efficient over-the-cell routing in high-performance circuitsSiddharth Bhingarde, Anand Panyam, Naveed A. Sherwani. tvlsi, 1(4):462-472, 1993. [doi]

Programmable multichip modulesSurendra Burman, Naveed A. Sherwani. micro, 13(2):28-35, 1993. [doi]

A Provably Good Algorithm for ::::k::::-Layer Topological Planar Routing ProblemsJason Cong, Moazzem Hossain, Naveed A. Sherwani. vlsid 1993: 113

A provably good multilayer topological planar routing algorithm in IC layout designsJason Cong, Moazzem Hossain, Naveed A. Sherwani. tcad, 12(1):70-78, 1993. [doi]

Efficient Edge Domination Problems in GraphsDana L. Grinstead, Peter J. Slater, Naveed A. Sherwani, Nancy D. Holmes. ipl, 48(5):221-228, 1993.

Utilization of vacant terminals for improved over-the-cell channel routingNancy D. Holmes, Naveed A. Sherwani, Majid Sarrafzadeh. tcad, 12(6):780-792, 1993. [doi]

Algorithms for VLSI physical design automationNaveed A. Sherwani. Kluwer, 1993.

1992

1991

Compact Hypercubes: Properties and RecognitionAlfred J. Boals, Ajay K. Gupta, Jahangir A. Hashmi, Naveed A. Sherwani. icci 1991: 395-402

An Efficient Approximation Algorithm for Hypercube SchedulingAlfred J. Boals, Ajay K. Gupta, Jahangir A. Hashmi, Naveed A. Sherwani. icci 1991: 474-483

On Optimal Embeddings into Incomplete HypercubesAjay K. Gupta, Alfred J. Boals, Naveed A. Sherwani. ipps 1991: 416-423

Algorithms for Three-Layer Over-The-Cell Channel RoutingNancy D. Holmes, Naveed A. Sherwani, Majid Sarrafzadeh. iccad 1991: 428-431

New Algorithm for Over-the-Cell Channel Routing Using Vacant TerminalsNancy D. Holmes, Naveed A. Sherwani, Majid Sarrafzadeh. dac 1991: 126-131 [doi]

On Topological Via Minimization and RoutingMoazzem Hossain, Naveed A. Sherwani. iccad 1991: 532-535

Switchbox Steiner Tree Problem in Presence of ObstaclesS. Miriyala, Jahangir A. Hashmi, Naveed A. Sherwani. iccad 1991: 536-539

Fully Normal Algorithms for Incomplete HypercubesVenkata K. Prabhala, Naveed A. Sherwani. ipps 1991: 144-150

1990

MISER: An Integrated Three Layer Gridless Channel Router and CompactorRoshan A. Gidwani, Naveed A. Sherwani. dac 1990: 698-703 [doi]

1989

A New Heuristic for Single Row Routing ProblemsNaveed A. Sherwani, Jitender S. Deogun. dac 1989: 167-172 [doi]

All Publications

Filter by Year
OR AND NOT 1

Filter by Type
OR AND NOT 1

Filter by Tag
OR AND NOT 1

Filter by Venue
OR AND NOT 1

Filter by Author

[+]
OR AND NOT 1

Filter by Top Terms

[+]
OR AND NOT 1

Researchr

Publications by 'Naveed A. Sherwani'

Viewing Publication 1 - 50 from 50

2009

2005

2003

2002

2000

1999

1998

1997

1996

1995

1994

1993

1992

1991

1990

1989

All Publications

Filter by YearOR AND NOT 1

Filter by TypeOR AND NOT 1

Filter by TagOR AND NOT 1

Filter by VenueOR AND NOT 1

Filter by Author [+]OR AND NOT 1

Filter by Top Terms [+]OR AND NOT 1

Researchr

Publications by 'Naveed A. Sherwani'

Viewing Publication 1 - 50 from 50

2009

2005

2003

2002

2000

1999

1998

1997

1996

1995

1994

1993

1992

1991

1990

1989

Filter by Year
OR AND NOT 1

Filter by Type
OR AND NOT 1

Filter by Tag
OR AND NOT 1

Filter by Venue
OR AND NOT 1

Filter by Author

[+]
OR AND NOT 1

Filter by Top Terms

[+]
OR AND NOT 1